# **ADVANCE PROGRAMME**

## www.date-conference.com

follow us on 🗗 🍏





DESIGN, AUTOMATION AND TEST IN EUROPE

9 - 13 MARCH 2020, GRENOBLE, FRANCE

## DATE 2020 SPONSORS

Semi Electronic System

Electronic System Design [ESD]

Alliance

European Electronic Chips &

Systems design Initiative

ecsi



European Design and Automation





IEEE Council on Electronic Design Automation





**Russian Academy of Siences** 

Russian Academy of Sciences

#### **TECHNICAL CO-SPONSORS**

- IEEE Computer Society Test Technology Technical Council [TTTC]
- IEEE Solid-State Circuits Society [SSCS]
- International Federation for Information Processing [IFIP]

#### **EVENT SPONSORS**







cādence°

**Cybersecurity Institute** 

Univ. Grenoble Alpes

#### **CORPOATE SPONSORS**







A Siemens Business



list

Ceatech





**DELEC** 

## **PROGRAMME GUIDE**

MEDIA PARTNERS002
WELCOME
GENERAL INFORMATION007
KEYNOTE SPEAKERS010
Philippe Magarshack, STMicroelectronics, FR
Luca Benini, ETH Zurich, CH
Catherine Schuman, Oak Ridge National Laboratory, US
Jim Tung, MathWorks Fellow, US
Joachim Schultze, German Center for Neurodegenerative Diseases, DE
Philippe Quinio, STMicroelectronics, FR
EXECUTIVE SESSIONS
Giovanni De Micheli EPEL CH
Marco Casale-Rossi Synonsys IT
SPECIAL DAY Embedded Artificial Intelligence" – Wednesday 015
Bernabé Linares IMSE-CNM ES
Li C Wang, University of California, Santa Barbara, US
CPECIAL DAV. Cilicas Plataciante - Theoreman 200
SPECIAL-DAY "Silicon Photonics" – Thursday
Gabriela Nicolescu, Ecole Polytechnique de Montreal, CA
Luca Ramini, Hewlett Packard Labs, US
SPECIAL & EU SESSIONS017
Giovanni De Micheli, EPFL, CH
Marco Casale-Rossi, Synopsys, IT
Autonomous Systems Design (ASD) Initiative021
Rolf Ernst, TU Braunschweig, DE   Selma Saidi, TU Dortmund, DE
Dirk Ziegenbein, Robert Bosch GmbH, DE
EVENT OVERVIEW
DATE 2020 - AT A GLANCE
MONDAY TUTORIALS031
Mehdi Tahoori, Karlsruhe Institute of Technology, DF
MONDAY EVENTS
Forum "Advancing Diversity in EDA" supported by IEEE CEDA and ACM SIGDA
Welcome Reception & PhD Forum bested by EDAA ACM SIGDA and IEEE CEDA
Welcome neception & The Fordin hosted by LDAA, ACM SIGDA and ILLE CLDA
Tuesday, 10 March 2020
Tuesday, TO March 2020041
Wednesday, 11 March 2020
Thursday, 12 March 2020
EXHIBITION THEATRE115
free for Exhibition Visitors
UNIVERSITY BOOTH
FRIDAY WORKSHOPS143
FRINGE MEETINGS
EXHIBITION GUIDE
Floor Plan & List of Exhibitors168
Company Profiles
Committees & Topic Chairs
Detailed Index
Imprint 200

## MEDIA PARTNERS

## **MEDIA PARTNERS**

The DATE organisation and sponsors would like to extend their warmest gratitude to all press journalists who give DATE coverage in the editorial pages. Listed below are the media houses and publications who generously agreed to form a media partnership with DATE.

57th Design Automation Conference (DAC) 19 – 23 July 2020



Get ready for the 57th DAC to be held in San Francisco, California, July 19 – 23, 2020. Continuing the tradition of being in the forefront of electronic design, the 57th DAC will offer outstanding training and education as well as superb networking opportunities. www.dac.com

#### Asia and South Pacific Design Automation Conference (ASP-DAC)



13 - 16 January 2020

ASP-DAC 2020 is the 25th annual international conference on VLSI design automation in Asia and South Pacific regions, one of the most active regions of design and fabrication of silicon chips in the world. The conference aims at providing the Asian and South Pacific CAD/DA and Design community with opportunities of presenting recent advances and with forums for future directions in technologies related to Electronic Design Automation (EDA). The format of the meeting intends to cultivate and promote an instructive and productive interchange of ideas among EDA researchers/developers and system/circuit/device designers. All scientists, engineers, and students who are interested in theoretical and practical aspects of VLSI design and design automation are welcomed to ASP-DAC.

www.aspdac.com

#### **AUTOCAD & Inventor Magazin**



AutoCAD & Inventor Magazin covers more than just IT subjects – we report on all aspects of professional life that are important for constructing engineers and planners. We focus especially on innovations in drive technology, automation technology, connectivity, construction components, fluid technology, electrical engineering and materials.

www.autocad-magazin.de

## EDACafé

# EDACAFÉ

EDACafe.Com is the #1 EDA web portal. Thousands of IC, FPGA and System designers visit EDACafé.com to learn the latest news and research design tools and services. The sites attract more than 75,000 unique visitors each

month and leverages TechJobsCafé.com to bring you job opportunities targeted to engineering and design. And daily e-newsletters reach more than 40,000 engineering professionals.

For more details visit www.EDACafe.com and www.TechJobsCafe.com

#### SEMICON Europa 2020 SEMICONDUCTORS DRIVE SMART 10 – 13 November 2020



SEMICON Europa is the annual premier event for the global electronics industry in Europe. The event covers new products and technologies for electronics design and manufacturing, and features technologies from across the electronics supply chain, from electronic design automation to device fabrication (wafer processing) to final manufacturing (assembly, packaging, and test). SEMICON Europa also features emerging markets and technologies, including MEMS and flexible electronics, and a wide range of products, including power electronics, sensors, organic and flexible electronics, imaging devices, bioelectronics, automotive, and other exciting new technologies.

www.semiconeuropa.org



**3D & Systems Summit** EXPANDING APPLICATION SPACE 27 – 29 January 2020

The 3D & Systems Summit will address the most relevant and advanced topics related to the 3D roadmap, Heterogeneous Integration and System-In-Package manufacturing.

The brand new agenda will focus on disruptive applications like Mobile IoT, High Reliability and High Performance. Invited high-caliber speakers, an exhibition area, B2B matchmaking, unique networking and business opportunities await all participants and exhibitors.

www.semi.org/eu/connect/events/3d-and-systems-summit

#### MEMS & Imaging Sensors Summit 22 – 24 June 2020

#### MEMS & IMAGING SENSORS SUMMIT

MEMS, imaging and sensors devices are driving innovation and causing demand to explode in transportation, medical, mobile, industrial and other Internet of Things (IoT) applications. Join the summit to boost your business opportunities, discover more about system integration success stories and responses to demand for data analytics, in particular Artificial Intelligence, being enabled by sensor data collection.

www.semi.org/eu/connect/events/mems-imaging-sensors-summit

## WELCOME TO DATE 2020

#### Dear Colleague,

We proudly present the Advance Programme of **DATE 2020**. DATE combines the world's favourite electronic systems design and test conference with an international exhibition for electronic design, automation and test, from system-level hardware and software implementation right down to integrated circuit design.



Giorgio Di Natale

The DATE conference will take place from 9 to 13 March 2020 at the Alpexpo Congress Centre in Grenoble, France. Grenoble has a great number of assets such as its manufacturing companies, renowned higher-education institutions and internationally-recognised research laboratories, that make it one of the largest technology and research centres in Europe. Grenoble is the key European semiconductor site with more than 200 companies in micro/nano technologies and embedded software, including 100 start-ups and 90 SMEs, offering the working environment for 38,000 people.

Cristiana Bolchini

Out of a total of 748 paper submissions received, a large share (39%) is coming from authors in Europe, 27% of submissions are from the Americas, 33% from Asia, and 1% from the rest of the world. Submissions involved more than 2400 authors from 45 different countries, a distribution that clearly demonstrates DATE's international character, global reach and impact.

For the 23rd year in a row, DATE has prepared an exciting technical programme. With the help of the 328 members of the Technical Programme Committee, who carried out 3014 reviews (mostly four reviews per submission), 194 papers (26%) were finally selected for regular presentation and 82 additional ones (cumulatively 37%, including all papers) for interactive presentation.

On the first day of the DATE week, six in-depth technical tutorials on the main topics of DATE as well as one industry hands-on tutorial will be given by leading experts in their respective fields. The topics cover Early Reliability Analysis in Microprocessor Systems, AI Chip Technologies and DFT Methodologies, Data Analytics for Scalable Computing Systems Design, Security in the Post-Quantum Era, HW/SW codesign of Heterogeneous Parallel Dedicated Systems, Evolutionary computing for EDA, and the Deployment of deep learning networks on FPGA (Mathworks).

The first day of the conference will close with the PhD Forum, where 32 selected students, who have completed their PhD thesis or are about to, can showcase their work to the academia and the industrial community.

## WELCOME TO DATE 2020

During the Opening Ceremony on Tuesday, plenary keynote lectures will be given by Philippe Magarshack, Corporate Vice President at STMicroelectronics, and Luca Benini, Chair of Digital Circuits and Systems at ETH Zurich and Professor at University of Bologna. On the same day, the Executive Track offers hot-topic presentations given by executive speakers from companies leading the design and automation industry. Furthermore, a talk by Catherine Schuman from Oak Ridge National Laboratory, will give an overview of the history of neuromorphic computing and will present the current state of research in the field.

The main conference programme from Tuesday to Thursday includes 55 technical sessions organised in parallel tracks from the four areas

- D Design Methods & Tools
- A Application Design
- T Test and Dependability
- E Embedded and Cyber-physical Systems

and from several special sessions on Hot Topics, such as Memories for Emerging Applications, Architectures for Emerging Technologies (Quantum Computing, Edge Computing, Neural Algorithms, In-Memory Computing, Bio-Inspired Adaptive Hardware), Hardware Security, 3D Integration and Logic Reasoning for Functional Engineering Change Order, as well as results and lessons learned from European Projects. Additionally, there are numerous Interactive Presentations which are organised into five IP sessions.

Two Special Days in the programme will focus on areas bringing new challenges to the system design community: **Embedded Artificial Intelligence** and **Silicon Photonics**. Each of the Special Days will have a full programme of keynotes, panels, tutorials and technical presentations.

The Special Day on **Embedded AI** will cover new trends in cognitive algorithms, hardware architectures, software designs, emerging device technologies as well as the application space for deploying AI into edge devices. The topics will include technical areas to enable the realization of embedded artificial intelligence on specialized chips, such as bio-inspired chips, with and without self-learning capabilities, special low-power accelerator chips for aiding in vector/matrix-based computations, convolution and deep-net chips for possible machine learning, cognitive, and perception applications in health, automotive, robotics, or smart cities applications. A particular highlight of the day will be the luncheon keynote given by Jim Tung, who will present MathWorks' vision on how to leverage Embedded Intelligence in Industry.

The Special Day on Silicon Photonics will focus on data communication via photonics for both data centre/high-performance computing and optical networks on chip applications. Industrial and academic experts will high-light recent advances on devices and integrated circuits. The sessions will also feature talks on design automation and link-level simulations. Other applications of silicon photonics such as sensing and optical compute will also be discussed. As a highlight of the special day, Joachim Schultze from DZNE will talk about bottlenecks and challenges for HPC in medicinal and genomics research during his luncheon keynote.

## WELCOME TO DATE 2020

## **GENERAL INFORMATION**

A timely Special Initiative on "Autonomous Systems Design - Automated Vehicles and Beyond" is held on Thursday and Friday, consisting of reviewed and invited papers as well as working sessions.

To inform attendees on commercial and design-related topics, there will be a full programme in the **Exhibition Theatre**, which will combine presentations by exhibiting companies, best-practice reports by industry leaders on their latest design projects and selected conference special sessions. A special industrial keynote will be given by Philippe Quinio, STMicroelectronics. The conference is complemented by an **exhibition**, **running for three days** (**Tuesday** – **Thursday**), including exhibition booths from companies, and collaborative research initiatives among which, also EU project presentations. The exhibition provides a unique networking opportunity and is the perfect venue for industries to meet university professors to foster university programmes and especially for PhD students to meet future employers.

On Friday, eight full-day workshops cover several hot topics in the areas of Autonomous Systems Design, Optical/Photonic Interconnects, Computation-In-Memory, Open-Source Design Automation, Stochastic Computing for Neuromorphic Architectures, Hardware Security, Quantum Computing and Imaging Solutions.

We wish you an exciting and memorable DATE 2020, a successful exhibition visit and an entertaining DATE Party on Wednesday evening.

DATE 2020 General Chair Giorgio Di Natale TIMA Laboratory (CNRS, Université Grenoble Alpes, Grenoble INP), FR



DATE 2020 Programme Chair Cristiana Bolchini Politecnico di Milano, IT

This printed programme is intended to provide delegates with an easy reference document during their attendance at DATE 2020. Full conference information including all technical programme details, information on awards, conference registration costs, information about accommodation, travel offers and social events is available on the conference website www.date-conference.com.

#### **Dates and Venue**

The conference will take place in the two buildings "Espace 1968" and "Alpes Congrès" of Alpexpo in Grenoble, FR, from 9 to 13 March 2020.

Alpexpo

2 Avenue d'Innsbruck 38100 Grenoble, FR

www.alpexpo.com

The accompanying exhibition is scheduled from 10 to 12 March 2020 and will take place in "Salon des Médaillés" of Espace 1968, which will also host the coffee breaks.

#### **Online Programme**

The conference programme is available on the website www.date-conference. com, where you will be able to view the entire details of the programme and plan your attendance.

#### **Internet Access**

Free wireless internet access is available on-site throughout the whole congress centre during the entire DATE week. The login information will be provided at the registration desk upon arrival (entrance foyer of Espace 1968).

#### Proceedings

The conference proceedings are available for download on-site through the DATE wireless network for every fully registered conference delegate at the following link: www.date-conference.com/proceedings

#### WHOVA Conference App

The Whova app can be downloaded via the following link or in the Apple/Google stores for free: https://whova.com/download Please install the app and search for the conference

"DATE 2020" > Password: "DATE" A browser version can be accessed at

https://whova.com/webapp/e/date\_202003/

Online Conference Evaluation via the WHOVA App ("survey" button): every fully registered delegate, who completes the online conference evaluation via the app or the DATE webpage, will receive one of the exclusive DATE collector mugs at the registration desk (when showing the confirmation page).

#### Breaks

#### Coffee Break in the Exhibition Area

On all conference days (Tuesday to Thursday), coffee and tea will be served during the coffee breaks in the Exhibition Area in "Salon des Médaillés" of Espace 1968 at the below-mentioned times.

## **GENERAL INFORMATION**

1 HISILICON

## **GENERAL INFORMATION**

#### Seated Lunch in the Lunch Area

On all conference days (Tuesday to Thursday), a seated lunch (lunch buffet) will be offered in the Lunch Area in the Alpes Congrès building to fully registered conference delegates only. There will be an access control at the entrance to the Alpes Congrès building.

#### Tuesday, 10 March 2020

Coffee Break	1030 - 1130	supported by
Lunch Break	1300 - 1430	
Keynote in "Jean Prouvé"	1350 - 1420	
Coffee Break	1600 - 1700	
Wednesday,11 March 202	0	
Coffee Break	1000 - 1100	
Lunch Break	1230 - 1430	
Keynote in "Jean Prouvé"	1345 - 1420	supported by
Coffee Break	1600 - 1700	
Thursday, 12 March 2020		
Coffee Break	1000 - 1100	
Lunch Break	1230 - 1400	
Keynote in "Jean Prouvé"	1320 - 1350	
Coffee Break	1530 - 1600	

#### Welcome Reception & PhD Forum Monday, 9 March 2020 hosted by EDAA, ACM SIGDA and IEEE CEDA

All registered conference delegates and exhibition visitors are kindly invited to join the DATE 2020 Welcome Reception & PhD Forum, which will take place in the Lunch Area in the Alpes Congrès building on Monday, 9 March 2020, 1800 – 2100.

The PhD Forum of the DATE Conference is a poster session and a buffet style dinner hosted by the European Design Automation Association (EDAA), the ACM Special Interest Group on Design Automation (SIGDA), and the IEEE Council on Electronic Design Automation (CEDA). The purpose of the PhD Forum is to offer a forum for PhD students to discuss their thesis and research work with people of the design automation and system design community. It represents a good opportunity for students to get exposure on the job market and to receive valuable feedback on their work.

> see page 165

#### **Exhibition Reception**

#### Tuesday, 11 March 2020

The Exhibition Reception will take place in the Exhibition Area in "Salon des Médaillés" of Espace 1968 on Tuesday, 11 March 2020, 1830 – 1930, where free drinks for all conference delegates and exhibition visitors will be offered.

DATE Party | Networking Event Wednesday, 12 March 2020 supported by HiSilicon



The DATE Party traditionally states one of the highlights of the DATE week. As one of the main networking opportunities during DATE, it is a perfect occasion to meet friends and colleagues in a relaxed atmosphere while enjoying local amenities. It is scheduled on 12 March 2020, 1900 – 2300.

## As in 2019, the DATE Party will again feature the awards presentation of the Best Paper and Best IP Awards.

This year, it will take place at Summum, which is located within the Alpexpo Park and is a vibrant event location. Since 1988, Summum presents a diverse programme of national and international singers, artists, dancers, comedians and many more. With more than 115.000 visitors per year, Summum is the place for culture and entertainment in the region. The mythical hall creates a unique atmosphere for the DATE Party 2020.

#### Please kindly note that it is not a seated dinner.

All delegates, exhibitors and their guests are invited to attend the party. Please note that entrance is only possible with the name badge that shows the booked DATE Party attendance or with a valid party ticket. Each full conference registration includes a ticket for the DATE Party (which needs to be booked during the online registration process though). Additional tickets can be purchased on-site at the registration desk (subject to availability of tickets). Price for extra ticket: 70  $\in$  per person.

#### Interactive Presentations sponsored by Cadence Academic Network

# cādence°

Interactive presentations allow presenters to interactively discuss novel ideas and work in progress, which may require additional research work and discussion, with other researchers working in the same area. Interested attendees can walk around freely and talk to any author they want in a vivid face-to-face format. IP presentations will also be accompanied by a poster. Each IP will additionally be introduced in a relevant regular session prior to the IP Session in a one-minute presentation.

To give an overview, there will be one central projection displaying a list of all the presentations going on at the same time in the IP area. Interactive Presentation (IP) Sessions will be held in the Poster Area in "Salon des Médaillés" of Espace 1968 in 30-minute time slots on the following days:

#### Tuesday, 10 March 2020

IP Session 1	1600 - 1630
Wednesday, 11 Mar	ch 2020
IP Session 2	1000 - 1030
IP Session 3	1600 - 1630
Presentation of the E	Best IP Award during the DATE Party (Summum)
Thursday, 12 March	2020
IP Session 4	1000 - 1030
IP Session 5	1530 – 1600

## **KEYNOTE SPEAKERS**

## **KEYNOTE SPEAKERS**



## TUESDAY OPENING SESSION

Philippe Magarshack

AMPHITÉÂTRE DAUPHINE 10 MARCH 2020, 0915 – 0950 1.1.1 | The Industrial IoT Microelectronics Revolution

#### Philippe Magarshack, STMicroelectronics, FR

Industrial IoT (IIoT) Systems are now becoming a reality. IIoT is distributed by nature, encompassing many complementary technologies. IIOT systems are composed of sensors, actuators, a means of communication and control units, and are moving into the factories, with the Industry 4.0 generation. In order to operate concurrently, all these IIoT components will require a wide range of technologies, in order to maintain such system-of-systems in a full operational, coherent and secure state. We identify and describe the four key enablers for the Industrial IoT: 1) more powerful and diverse embedded computing, available on ST's latest STM32 microcontrollers and microprocessors, 2) augmented by AI applications at the edge (in the end devices), whose development is becoming enormously simplified by our specialized tools, 3) a wide set of connectivity technology, either with complete System-on-chip, or ready-to-use modules, and 4) a scalable security offer, thanks to either integrated features or dedicated security devices. We conclude with some perspective on the usage of Digital Twins in the IIoT.



TUESDAY OPENING SESSION

Luca Benini

AMPHITÉÂTRE DAUPHINE 10 MARCH 2020, 0955–1030 1.1.2 | Open Parallel Ultra-Low Power Platforms for Extreme Edge AI

#### Luca Benini, ETH Zurich, CH

Edge Artificial Intelligence is the new megatrend, as privacy concerns and networks bandwidth/latency bottlenecks prevent cloud offloading of sensor analytics functions in many application domains, from autonomous driving to advanced prosthetic. The next wave of "Extreme Edge AI" pushes aggressively towards sensors and actuators, opening major research and business development opportunities. In this talk, I will give an overview of recent efforts in developing an Extreme Edge AI platform based on open source parallel ultra-low power (PULP) Risc-V processors and accelerators. I will then look at what comes next in this brave new world of hardware renaissance.



**TUESDAY LUNCHTIME KEYNOTE** 

**Catherine Schuman** 

AMPHITÉÂTRE JEAN PROUVÉ 10 MARCH 2020, 1350 – 1420 3.0 | Neuromorphic Computing: Past, Present, and Future

#### Catherine Schuman, Oak Ridge National Laboratory, US

Though neuromorphic systems were introduced decades ago, there has been a resurgence of interest in recent years due to the looming end of Moore's law, the end of Dennard scaling, and the tremendous success of AI and deep learning for a wide variety of applications. With this renewed interest, there is a diverse set of research ongoing in neuromorphic computing, ranging from novel hardware implementations, device and materials to the development of new training and learning algorithms. There are many potential advantages to neuromorphic systems that make them attractive in today's computing landscape, including the potential for very low power, efficient hardware that can perform neural network computation. Though some compelling results have been demonstrated thus far that demonstrate these advantages, there is still significant opportunity for innovations in hardware, algorithms, and applications in neuromorphic computing. In this talk, a brief overview of the history of neuromorphic computing will be discussed, and a summary of the current state of research in the field will be presented. Finally, a list of key challenges, open questions, and opportunities for future research in neuromorphic computing will be enumerated.

## **KEYNOTE SPEAKERS**

11 MARCH 2020, 1345-1420

# Ø

WEDNESDAY LUNCHTIME KEYNOTE

Jim Tung

#### AMPHITÉÂTRE JEAN PROUVÉ

7.0 | Leveraging Embedded Intelligence in Industry: Challenges and Opportunities

#### Jim Tung, MathWorks, US

The buzz about AI is deafening. Compelling applications are starting to emerge, dramatically changing the customer service that we experience, the marketing messages that we receive, and some systems we use. But, as organizations decide whether and how to incorporate AI in their systems and services, they must bring together new combinations of specialized knowledge, domain expertise, and business objectives. They must navigate through numerous choices – algorithms, processors, compute placement, data availability, architectural allocation, communications, and more. At the same time, they must keep their focus on the applications that will create compelling value for them. In this keynote, Jim Tung looks at the promising opportunities and practical challenges of building AI into our systems and services.

supported by IEEE CEDA



# 6

THURSDAY LUNCHTIME KEYNOTE



**KEYNOTE SPEAKERS** 

Joachim Schultze

AMPHITÉÂTRE JEAN PROUVÉ 12 MARCH 2020, 1320 – 1350 11.0 | Memory Driven Computing to Revolutionize the Medical Sciences

Joachim Schultze, German Center for Neurodegenerative Diseases (DZNE e.V.), DE

As any other area of our lives, medicine is experiencing the digital revolution. We produce more and more quantitative data in medicine, and therefore, we need significantly more compute power and data storage capabilities in the near future. Yet, since medicine is inherently decentralized, current compute infrastructures are not built for that. Central cloud storage and centralized supercomputing infrastructures are not helpful in a discipline such as medicine that will produce data always at the edge. Here we completely need to rethink computing. What we require are distributed federated cloud solutions with sufficient memory at the edge to cope with the large sensor data that record many medical data of individual patients. Here memory-driven computing comes in as a perfect solution. Its potential to provide sufficiently large memory at the edge, where data is generated, yet its potential to connect these new devices to build distributed federated cloud solutions will be key to drive the digital revolution in medicine. I will provide our own efforts using memory-driven computing towards this direction.



#### THURSDAY EXHIBITION THEATRE KEYNOTE

Philippe Quinio

EXHIBITION THEATRE (ALPE D'HUEZ) 12 MARCH 2020, 1100 – 1200 10.8 | Design-in-the-Cloud: Myth and Reality

#### Philippe Quinio, STMicroelectronics, FR

The Cloud is promising orders of magnitude savings in time to market for integrated circuits, owing to CPU elasticity. However, practical limitations still mandate a selective approach to the product design flow and the business models have yet to be fully defined by vendors. The economic equation of designing in the cloud is challenging. In addition, design houses, IDMs and OEM customers have to decide to what extent they want to rely on Cloud service providers to maintain the confidentiality of their IP or SOC databases and honour export control requirements, in a context where such concerns are increasingly relevant in EDA vendor and IC supplier selection. This keynote will explore those topics based on ST's own experience and trials.

WED

## **EXECUTIVE SESSIONS**

#### EXECUTIVE SESSIONS

Co-Chairs: Giovanni De Micheli, EPFL, CH Marco Casale-Rossi, Synopsys, IT

DATE 2020 will again feature an Executive Track of presentations by leading industry and academia representatives. This one-day programme will be held on Tuesday, 10 March, the first day of the DATE conference immediately after the Opening Session and will run in parallel to the technical conference tracks. It will be comprised of a lunch keynote and a hot topic session.

The lunch keynote by Dr. Catherine Schuman, Research Scientist at Oak Ridge National Laboratory, TN, USA, will provide an overview of "Neuromorphic Computing: Past, Present, and Future". The hot topic session will offer new perspectives about the emerging memory architectures, with a special focus on neuromorphic computing, and AloT applications.

This year's Executive Track should offer prospective attendees valuable information about the vision and roadmaps of leading companies and research institutions from a business and technology point-of-view.

#### 2.1 MEMORIES FOR EMERGING APPLICATIONS

Chair: Pierre-Emmanuel Gaillardon, University of Utah, US Co-Chair: Kvatinsky Shahar, Technion, IL > see page 042

3.0 LUNCHTIME KEYNOTE: NEUROMORPHIC COMPUTING: PAST, PRESENT, AND FUTURE

Catherine Schuman, Oak Ridge National Laboratory, US > see page 011

SPECIAL DAY - WEDNESDAY

#### EMBEDDED ARTIFICIAL INTELLIGENCE

Co-Chairs: Bernabé Linares, IMSE-CNM, ES Li-C Wang, University of California, Santa Barbara, US

Nowadays there are many cognitive applications working on portable mobile devices, which however perform most of their intensive computations on the cloud. This implies power hungry servers spread all over the world, plus an important continuous communication overhead between the edge devices, the internet and the servers, drastically increasing the power consumption of world-wide internet. If internet power consumption keeps increasing with the present trend, it is estimated that by 2030 one fifth of the world- wide electricity consumption would be just to keep internet and their servers running.

By moving cognitive computation intense tasks locally on embedded edge devices, not only world-wide internet power consumption growth trend will be reduced, but also users will recover their right to keep their personal data privacy.

In this Special Day on Embedded AI, sessions will be organised to discuss new trends in cognitive algorithms, hardware architectures, software designs, emerging device technologies as well as the application space for deploying AI into edge devices. The topics will include technical areas to enable the realization of embedded artificial intelligence on specialized chips, such as bio-inspired chips, with and without self-learning capabilities, special low power accelerator chips for aiding in vector/matrix-based computations, convolution and deep-net chips, etc for possible machine learning, cognitive, and perception applications in health, automotive, robotics, or smart cities applications.

- 5.1 TUTORIAL OVERVIEWS > see page 063
- 6.1 EMERGING DEVICES, CIRCUITS AND SYSTEMS > see page 071
- 7.0 LUNCHTIME KEYNOTE: LEVERAGING EMBEDDED INTELLIGENCE IN INDUSTRY: CHALLENGES AND OPPORTUNITIES > see page 012
- 7.1 INDUSTRY AI CHIPS > see page 077
- 8.1 NEUROMORPHIC CHIPS AND SYSTEMS > see page 083

## SPECIAL DAY - THURSDAY

## SPECIAL & EU SESSIONS

#### SILICON PHOTONICS

#### Co-Chairs:

Gabriela Nicolescu, École Polytechnique de Montréal, CA Luca Ramini, Hewlett Packard Labs, US

Silicon photonics has emerged as a promising solution in the area of high-performance computing. This emerging technology opens new multi-disciplinary research questions including low-loss CMOS compatible components, as well as software CAD and design tools to explore the design space of the resulting complex devices and systems. The DATE Special Day on Silicon Photonics will focus on data communication via photonics for both data centre/high-performance computing and optical networks-on-chip applications. Industrial and academic experts will highlight recent advances on devices and integrated circuits. The sessions will also feature talks on design automation and link-level simulations. Other applications of silicon photonics such as sensing and optical compute will also be discussed.

#### THURSDAY

9.1 ADVANCEMENTS ON SILICON PHOTONICS > see page 089

- 10.1 HIGH-SPEED SILICON PHOTONICS INTERCONNECTS FOR DATA CENTER AND HPC > see page 097
- 11.0 LUNCHTIME KEYNOTE: MEMORY DRIVEN COMPUTING TO REVOLUTIONIZE THE MEDICAL SCIENCES > see page 013
- 11.1 ADVANCED APPLICATIONS > see page 103
- 12.1 DESIGN AUTOMATION FOR PHOTONICS > see page 109

#### SPECIAL & EU SESSIONS

Special Session Co-Chairs: Giovanni De Micheli, EPFL, CH Marco Casale-Rossi, Synopsys, IT

DATE 2020 offers a collection of excellent special sessions organised by leading experts on topics that are of general interest and are complementary to the regular paper session. In particular, special sessions will address hot topics such as architectures for emerging technologies and quantum computing, neural algorithms, arithmetic and in-memory computing for edge applications, engineering change orders and hardware security.

#### **European Projects Chair:**

Francisco J. Cazorla, Barcelona Supercomputing Center, ES

DATE 2020 features two exciting EU Projects sessions in which cutting-edge research and industrial projects funded by the EU and the European Space Agency present their vision, findings, and outcomes. The presentations for the different projects, which are in different stages of execution, will cover different topics around heterogeneous computing, and nanoelectronics with CMOS and alternative technologies.

#### TUESDAY

- 3.1 SPECIAL SESSION: ARCHITECTURES FOR EMERGING TECHNOLOGIES Chair: Pierre-Emmanuel Gaillardon, University of Utah, US Co-Chair: Michael Niemier, University of Notre Dame, US > see page 046
- 3.3 EU/ESA PROJECTS: HETEROGENEOUS COMPUTING Chair: Carles Hernandez, UPV, ES Co-Chair: Francisco J. Cazorla, BSC, ES > see page 048
- 4.3 EU PROJECTS: NANOELECTRONICS WITH CMOS AND ALTERNATIVE TECHNOLOGIES Chair: Dimitris Gizopoulos, University of Athens, GR

Co-Chair: George Karakonstantis, Queen's University Belfast, GB > see page 057

10 TUE

## SPECIAL & EU SESSIONS

## SPECIAL & EU SESSIONS

#### WEDNESDAY

5.3 SPECIAL SESSION: SECURE COMPOSITION OF HARDWARE SYSTEMS Chair: Ilia Polian, University of Stuttgart, DE

 $\label{eq:co-chair: Francesco Regazzoni, ALaRI, CH > see page 064$ 

- 5.8 SPECIAL SESSION: HIGH-LEVEL SYNTHESIS FOR AI HARDWARE Chair: Massimo Cecchetti, Mentor, A Siemens Business, US Co-Chair: Astrid Ernst, Mentor, A Siemens Business, US > see page 068
- 6.3 SPECIAL SESSION: MODERN LOGIC REASONING METHODS FOR FUNCTIONAL ECO Chair: Patrick Vuillod, Synopsys, US

Co-Chair: Christoph Scholl, Albert-Ludwigs-University Freiburg, DE  $>\,$  see page 072

7.3 SPECIAL SESSION: REALIZING QUANTUM ALGORITHMS ON REAL QUANTUM COMPUTING DEVICES

> Chair: Eduard Alarcon, Universitat Politècnica de Catalunya, ES Co-Chair: Swaroop Ghosh, Pennsylvania State University, US > see page 078

- THURSDAY
- 9.3 SPECIAL SESSION: IN-MEMORY COMPUTING FOR EDGE AI Chair: Maha Kooli, CEA-Leti, FR Co-Chair: Alexandre Levisse, EPFL, CH > see page 090
- 9.8 SPECIAL SESSION PANEL: VARIATION-AWARE ANALYSES OF MEGA-MOSFET MEMORIES, CHALLENGES AND SOLUTIONS Moderators: Firas Mohamed, Silvaco, FR Jean-Baptiste Duluc, Silvaco, FR > see page 094

10.3 SPECIAL SESSION: NEXT GENERATION ARITHMETIC FOR EDGE COMPUTING Chair: Farhad Merchant, RWTH Aachen University, DE Co-Chair: Akash Kumar, TU Dresden, DE

> see page 098

- 11.3 SPECIAL SESSION: EMERGING NEURAL ALGORITHMS AND THEIR IMPACT ON HARDWARE Chair: Ian O'Connor, École Centrale de Lyon, FR Co-Chair: Michael Niemier, University of Notre Dame, US > see page 104
- 11.8 SPECIAL SESSION: SELF-AWARE, BIOLOGICALLY-INSPIRED ADAPTIVE HARDWARE SYSTEMS FOR ULTIMATE DEPENDABILITY AND LONGEVITY Chair: Martin A. Trefzer, University of York, GB Co-Chair: Andy M. Tyrrell, University of York, GB > see page 106
- 12.8 SPECIAL SESSION: EDA CHALLENGES IN MONOLITHIC 3D INTEGRATION: FROM CIRCUITS TO SYSTEMS Chair: Pascal Vivet, CEA-Leti, FR Co-Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE > see page 113

# **GENIUS KNOWS NO BOUNDARIES**



The great minds of the past all shared the passion to innovate. Today, your drive to innovate faces a tough set of time, budget and resource constraints. With Mentor design automation, your teams can explore breakthrough ideas and optimize great products effectively and efficiently. So release your imagination and deliver the next great advance with Mentor. Learn more at www.mentor.com



## SYSTEM-LEVEL DESIGN | FUNCTIONAL VERIFICATION | IC DESIGN & TEST | PCB DESIGN & MANUFACTURING

©2017 Mentor Graphics Corporation. All Rights Reserved. Mentor Graphics is a registered trademark of Mentor Graphics Corporation.

## SPECIAL INITIATIVE

# TWO-DAY INITIATIVE ON AUTONOMOUS SYSTEMS DESIGN – AUTOMATED VEHICLES AND BEYOND

Initiative Organisers:

Rolf Ernst, TU Braunschweig, DE Selma Saidi, TU Dortmund, DE Dirk Ziegenbein, Robert Bosch GmbH, DE

The DATE initiative on Autonomous Systems Design (ASD) is a two-day special event at DATE. It focuses on recent trends and emerging design challenges in the field of autonomous systems. Such systems are becoming more and more integral parts of many internet-of-things and cyber-physical systems applications. Automated driving constitutes today one of the best examples of this trend, in addition to other application domains such as avionics and robotics. The ASD initiative is organised as a Thursday Special Day and Friday Workshop to constitute a two-day continuous program covering architectures and frameworks for autonomous systems, adaptive techniques for managing software and environmental uncertainty, and formal verification methods for safety assurance in machine learning algorithms. The initiative gathers distinguished speakers from both academia and industry, including participation from Airbus, AUDI AG, DENSO Automotive, NXP Semincoductor, Robert Bosch GmbH, Toyota Research Institute, Volkswagen AG and Volokopter.

#### THURSDAY SPECIAL DAY

9.2	ARCHITECTURES AND FRAMEWORKS FOR AUTONOMOUS SYSTEMS > see page 089
10.2	UNCERTAINTY HANDLING IN SAFE AUTONOMOUS SYSTEMS (UHSAS)
	> see page 098

- 11.2 AUTONOMOUS CYBER-PHYSICAL SYSTEMS: MODELLING AND VERIFICATION > see page 103
- 12.2 EMERGING APPROACHES TO AUTONOMOUS SYSTEMS DESIGN > see page 109

#### ASD INITIATIVE RECEPTION

supported by AID Autonomous Intelligent Driving GmbH > see page 110



#### FRIDAY WORKSHOP

W03	SECOND DATE WORKSHOP ON AUTONOMOUS
	SYSTEMS DESIGN (ASD 2020)
	> see page 148
	AUTONOMOUS RENAULT ZOE:
	Autonomous Driving Demo: Focus on the Embedded Bayesian
	Perception Component
	INRIA Rhone-Alpes, FR

12 THU

## **EVENT OVERVIEW**

## MONDAY, 9 MARCH 2020

#### MONDAY, 9 MARCH 2020

- Monday Tutorials
- Half-day Forum "Advancing Diversity in EDA", supported by IEEE CEDA and ACM SIGDA
- Fringe Meetings
- Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA and IEEE CEDA

#### TUESDAY, 10 MARCH 2020

- > Opening Session: Plenary, Awards Ceremony & Keynote Addresses
- Technical Conference
- Executive Sessions and Keynote
- Interactive Presentation IP1
- Vendor Exhibition & Exhibition Theatre
- University Booth
- Fringe Meetings
- Exhibition Reception

#### WEDNESDAY, 11 MARCH 2020

- Technical Conference
- Special Day on "Embedded Artificial Intelligence" and Keynote
- Interactive Presentations IP2 and IP3
- Vendor Exhibition & Exhibition Theatre
- University Booth
- Fringe Meetings
- DATE Party | Networking Event supported by HiSilicon

#### THURSDAY, 12 MARCH 2020

- Technical Conference
- Special Day on "Silicon Photonics" and Keynote
- Special Initiative on "Autonomous Systems Design"
- Interactive Presentations IP4 and IP5
- Vendor Exhibition, Exhibition Theatre and Exhibition Keynote
- University Booth
- Fringe Meetings

#### FRIDAY, 13 MARCH 2020

- Special Interest Workshops
- Special Initiative on "Autonomous Systems Design"

## CONTACTS

DATE 2020 Contenence Organisation				
c/o K.I.T. Group GmbH Dresden				
Bautzner Str. 117-119, 01099 D	Presden, Germany			
E-mail: date@kitdresden.de				
Conference Manager:	Eva Smejkal			
	Phone: +49 351 65573-133			
Exhibition Manager:	Kathleen Schäfer			
	Phone: +49 351 65573-134			
Registration & Accommodation:	Anja Zeun			
	Phone: +49 351 65573-137			
	E-Mail: date-registration@kitdresden.de			

	1300	Tutorial and Conference Registration
	1400	Start of Tutorials
1530 1600		Coffee Break
1800		Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA and IEEE CEDA, incl. Awards Presentation, Lunch Area

Registered tutorial participants can attend any tutorial and may move between tutorials during the session.

#### ESPACE 1968 | LEVEL 1

Villard de Lans 2	Autrans 1	Autrans 2	Chamrousse
M04	M06	M07	M08
Security	HW/SW	Evolutionary	An industry
in the	Co-Design of	computing	approach to
Post-Quantum	Heterogeneous	for EDA	deploying
Era: Threats	Parallel Dedi-		deep learning
and Counter-	cated Systems		network on
measures	(HEPSYCODE)		FPGA
	Villard de Lans 2 M04 Security in the Post-Quantum Era: Threats and Counter- measures	Villard de Lans 2Autrans 1M04M06Security in the Post-Quantum Era: Threats and Counter- measuresHeterogeneous Parallel Dedi- cated Systems (HEPSYCODE)	Villard de Lans 2Autrans 1Autrans 2M04M06M07Security 

#### ALPES CONGRÈS | LEVEL 0

	Lesdiguières	Bayard	Berlioz
	M01 Farly System	M02	M03
1400	Reliability Analysis	Technologies and	Scalable Computing
-	for Cross-layer Soft	DFT Methodologies	Systems Design:
1800	Errors Resilience	-	Challenges,
	in Microprocessor		Opportunities, and
	Systems		Solutions

#### MONDAY EVENTS

MONDAT	LVLINIO	
FM09	FDSOI IP SOC DAY	
	SAINT-NIZIER	9 MARCH 2020, 1300 – 1800
	Organiser: Gabrièle Saucier,	Design And Reuse, FR
	> see page 163	
FM04	FORUM ON "ADVANCING I	DIVERSITY IN EDA"
	supported by IEEE CEDA and	d ACM SIGDA
	ALPE D'HUEZ	9 MARCH 2020, 1400 – 1800
	Organisers:	
	Chengmo Yang, University of	of Delaware, US
	Nele Mentens, KU Leuven, E	3E
	Ayse Coskun, Boston Univer	rsity, US
	> see page 163	
FM01	WELCOME RECEPTION & P	HD FORUM
	hosted by EDAA, ACM SIGE	DA and IEEE CEDA
	LUNCH AREA	9 MARCH 2020, 1800 – 2100
	Organiser: Robert Wille, Joh	annes Kepler University Linz, AT
	> see page 165	

10 11 12 TUE WED THU

FRI FRI

## TUESDAY, 10 MARCH 2020

## TUESDAY, 10 MARCH 2020

0730	Registration   Speaker's Breakfast, Lunch Area				
0815 _ 1030	<b>1.1 Opening Session:</b> Plenary, Awards Ceremony & Keynote Addresses, Amphithéâtre Dauphine				
1030 _ 1130	Exhibitic	on and Coffee Bre	ak supported by I	HiSilicon	
	Track 1 Jean Prouvé	Track 1         Track 2         Track 3         Track 4           Jean Prouvé         Chamrousse         Autrans         Stendhal			
1130 _ 1300	2.1 Memories for Emerging Applications	2.2 Hardware- assisted Secure Systems	2.3 Fueling the future of computing: 3D, TFT, or disruptive memories?	2.4 Challenges in Analog Design Automation & Security	
1300 _ 1430	Exhibition and Lunch Break 1350 – 1420   Lunchtime Keynote Session, Jean Prouvé				
1430 _ 1600	3.1 Architectures for Emerging Technologies	3.2 Accelerating Design Space Exploration	3.3 EU/ESA Projects on Heterogeneous Computing	3.4 Accelerating Neural Networks and Vision Workloads	
1600 _ 1700	Exhibition and Coffee Break 1600 – 1630   IP1 Interactive Presentations, Poster Area			Poster Area	
1700 _ 1830	4.1 Hardware- enabled security	4.2 Timing in System-Level Modeling and Simulation	4.3 EU Projects on Nanoeletronics with CMOS and alternative technologies	4.4 Some run it hot, others do not	
1830 _ 1930	E	Exhibition xhibition Area in S	Reception, Salon des Médaille	és	
Opening & Executive Sessions   Keynotes       D Track         Special & EU Sessions       A Track         IP Sessions       T Track         Exhibition Theatre       E Track					

Registration   Speaker's Breakfast, Lunch Area				
1.1 Opening Session: Plenary, Awards Ceremony & Keynote Addresses, Amphithéâtre Dauphine				
Exhibitic	on and Coffee Bre	ak supported by I	HiSilicon	1030 _ 1130
Track 5 Bayard	Track 6 Lesdiguières	Track 7 Berlioz	Exhibition Theatre Alpe d'Huez	
2.5 Pruning Techniques for Embedded Neural Networks	2.6 Improving reliability and fault tolerance of advanced memories	2.7 Optimizing emerging applications for power- efficient computing		1130 1300
1350 – 14	Exhibition and 20   Lunchtime Ke	I Lunch Break eynote Session, J	lean Prouvé	1300 _ 1430
3.5 Parallel real-time systems	3.6 NoC in the age of neural network and approximate computing	<b>3.7</b> Augmented and Assisted Living: A reality	3.8 Solutions for AI on Chip using Neuromorphic Hardware, for AI from Edge to Cloud and for Power- Efficiency	1430  1600
1600 – 16	Exhibition and 30   <b>IP1</b> Interactiv	Coffee Break e Presentations,	Poster Area	1600 _ 1700
4.5 Adaptation and optimization for real-time systems	4.6 Artificial Intelligence and Secure Systems	4.7 Future computing fabrics: security and design integration	4.8 Solutions for SiP Implemen- tation, In-System Test and NoC/ SoC Test	1700  1830
Exhibition Reception, Exhibition Area in Salon des Médaillés				

 10
 11
 12
 13

 TUE
 WED
 THU
 FRI

## WEDNESDAY, 11 MARCH 2020

## WEDNESDAY, 11 MARCH 2020

0730	Registration   Speaker's Breakfast, Lunch Area			
	Track 1 Jean Prouvé	Track 2 Chamrousse	Track 3 Autrans	Track 4 Stendhal
0830 _ 1000	5.1 Tutorial Overviews	5.2 Machine Learning Approaches to Analog Design	5.3 Secure Composition of Hardware Systems	5.4 New Frontiers in Formal Verification for Hardware
1000	1000 – 10	Exhibition and 30   <b>IP2</b> Interactiv	Coffee Break e Presentations, I	Poster Area
1100 	6.1 Emerging Devices, Circuits and Systems	6.2 Secure and fast memory and storage	6.3 Modern Logic Reasoning Methods for Functional ECO	6.4 Micro- architecture to the rescue of memory
1230	1320 – 1350	Exhibition and Keynote suppor	I Lunch Break ted by IEEE CED <i>I</i>	A, Jean Prouvé
1430 	7.1 Industry Al chips	7.2 Reconfigurable Systems and Architectures	7.3 Realizing Quantum Algorithms on Real Quantum Computing Devices	7.4 Simulation and verification: where real issues meet scientific innovation
1600 _ 1700	1600 – 163	Exhibition and 30   <b>IP3</b> Interactiv	Coffee Break ve Presentations,	Poster Area
1700 _ 1830	8.1 Neuromorphic chips and systems	8.2 We are all hackers: design and detection of security attacks	8.3 Optimizing System-Level Design for Machine Learning	8.4 Architectural and Circuit Techniques toward Energy- efficient Computing
1900	DATE Part (incl. Presenta	y – Networking E ation of Best Pape	vent supported b r & Best IP Awar	y HiSilicon ds), Summum
	Opening & Ex Special & EU IP Sessions Exhibition The	ecutive Sessions Sessions Patre	Keynotes	D Track A Track T Track E Track

Registration   Speaker's Breakfast, Lunch Area			0730	
Track 5 Bayard	Track 6 Lesdiguières	Track 7 Berlioz	Exhibition Theatre Alpe d'Huez	
<b>5.5</b> Model-Based Analysis and Security	5.6 Logic synthesis towards fast, compact, and secure designs	5.7 Stochastic Computing	5.8 High-Level Synthesis for AI Hardware	0830 _ 1000
1000 – 10	Exhibition and 30   <b>IP2</b> Interactiv	Coffee Break re Presentations,	Poster Area	1000 _ 1100
6.5 Efficient Data Represen- tations in Neural Networks	<b>6.6</b> From DFT to Yield Optimization	6.7 Safety and efficiency for smart automotive and energy systems	6.8 Solutions for EDA Design Environments	1100 1230
Exhibition and Lunch Break 1320 – 1350   Keynote supported by IEEE CEDA, Jean Prouvé			1230 _ 1430	
7.5 Runtime support for multi/ many cores	7.6 Attacks on Hardware Architectures	7.7 Self-Adaptive and Learning Systems	7.8 SystemC- based Virtual Prototyping: From SoC Modelling to the Digital Twin Revolution	1430 - 1600
Exhibition and Coffee Break 1600 – 1630   <b>IP3</b> Interactive Presentations, Poster Area			1600 _ 1700	
8.5 CNN Dataflow Optimizations	8.6 Micro- architecture- level reliability analysis and protection	<b>8.7</b> Physical Design and Analysis	<b>8.8</b> MathWorks Tutorial	1700 _ 1830
DATE Party – Networking Event supported by HiSilicon (incl. Presentation of Best Paper & Best IP Awards), Summum			1900	

12 11 10 9 THU WED TUE MON

9 10 11 12 13 MON TUE WED THU FRI

## THURSDAY, 12 MARCH 2020

## THURSDAY, 12 MARCH 2020

0730	Registration   Speaker's Breakfast, Lunch Area			
	Track 1 Jean Prouvé	Track 2 Chamrousse	Track 3 Autrans	Track 4 Stendhal
0830  1000	9.1 Advancements on Silicon Photoics	9.2 Architectures and Frameworks for Autonomous Systems	9.3 In-Memory Computing for Edge AI	9.4 Efficient DNN design with Approximate Computing
1000 - 1100	1000 – 103	Exhibition and 30   <b>IP4</b> Interactiv	l Coffee Break ve Presentations,	Poster Area
1100 _ 1230	10.1 High-Speed Silicon Photonics Interconnects for Data Center and HPC	10.2 Uncertainty Handling in Safe Autonomous Systems	10.3 Next Generation Arithmetic for Edge Computing	<b>10.4</b> Design Methodologies for Hardware Approximation
1230 _ 1400	1320 - 13	Exhibition and 50   Lunchtime K	I Lunch Break eynote Session, J	lean Prouvé
1400 _ 1530	11.1 Advanced Applications	11.2 Autonomous Cyber-Physical Systems: Modeling and Verification	11.3 Emerging Neural Algorithms and Their Impact on Hardware	11.4 Reliable in-memory computing
1530 _ 1600	1530 – 160	Exhibition and	l Coffee Break ve Presentations,	Poster Area
1600 _ 1730	12.1 Design Automation for Photonics	12.2 Emerging Approaches to Autonomous Systems Design	12.3 Reconfigurable Systems for Machine Learning	12.4 Approximate Computing Works! Applications & Case Studies
	Special Day S Special & EU ASD Initiative IP Sessions Exhibition The	essions   Keynote Sessions atre	25	D Track A Track T Track E Track

Regist	Registration   Speaker's Breakfast, Lunch Area			0730
Track 5 Bayard	Track 6 Lesdiguières	Track 7 Berlioz	Exhibition Theatre Alpe d'Huez	
9.5 Emerging memory devices	9.6 Intelligent Dependable Systems	9.7 Diverse Applications of Emerging Technologies	9.8 Panel: Variation- aware analyzes of Mega-MOSFET Memories, Challenges and Solutions	0830 _ 1000
1000 – 103	Exhibition and 30   <b>IP4</b> Interaction	Coffee Break ve Presentations,	Poster Area	1000 _ 1100
10.5 Emerging Machine Learning Applications and Models	10.6 Secure Processor Architecture	10.7 Accelerators for Neuromorphic Computing	10.8 Exhibition Theatre Keynote and Publisher's Session	1100  1230
1320 – 13	Exhibition and 50   Lunchtime K	Lunch Break eynote Session, S	Jean Prouvé	1230 _ 1400
11.5 Compile time and virtualization support for embedded system design	<b>11.6</b> Aging: estimation and mitigation	11.7 System Level Security	11.8 Self-aware, biologically- inspired adaptive hard- ware systems for ultimate dependability and longevity	1400 - 1530
1530 – 160	Exhibition and DO   <b>IP5</b> Interactiv	Coffee Break ve Presentations,	Poster Area	1530 _ 1600
12.5 Cyber-Physical Systems for Manufacturing and Transportation	12.6 Industrial Experience: From Wafer- Level Up to IoT Security	12.7 Power- efficient multi-core embedded architectures	12.8 EDA Challenges in Monolithic 3D Integration: From Circuits to Systems	1600 - 1730

9 10 11 12 13 MON TUE WED THU FRI

## FRIDAY, 13 MARCH 2020

## MONDAY TUTORIALS

0730 _ 0830	Workshop Registration and Welcome Refreshments
1000	Coffee Break
1030	Collee bleak
1200	
1300	Lunch Break
1430	
- 1500	Coffee Break

#### ESPACE 1968 | LEVEL 1

0830 - 1730	Chamrousse	W03 Second DATE Workshop on Autonomous Systems Design (ASD 2020)
	Autrans 1	W07 Workshop on Trustworthy Manufacturing and Utilization of Secure Devices (TRUDEVICE 2020)
	Villard de Lans 2	W06 Stochastic Computing for Neuromorphic Architectures (SCONA)
	Saint-Nizier	W08 Workshop on Quantum Computing
	Alpe d'Huez	W09 IRT NANOELEC: bridging the gap between Semiconductor technologies and architecture Design

#### ALPES CONGRÈS | LEVEL 0

	Lesdiguières	W01 Optical/ Photonic Interconnects for Computing Systems (OPTICS)
0830 _ 1730	Berlioz	W02 Computation -In-Memory (CIM): from Device to Applications
	Bayard	W05 2nd Workshop Open-Soure Design Automation (OSDA 2020)

#### M01 EARLY SYSTEM RELIABILITY ANALYSIS FOR **CROSS-LAYER SOFT ERRORS RESILIENCE IN** MICROPROCESSOR SYSTEMS

#### LESDIGUIÈRES

1400 - 1800

#### Organisers

Alberto Bosio, Lyon Institute of Nanotechnology, FR Stefano Di Carlo, Politecnico di Torino, IT Dimitris Gizopoulos, University of Athens, GR Alessandro Savino, Politecnico di Torino, IT Ramon Canal, Universitat Politècnica de Catalunva and Barcelona Supercomputing Center, ES

In a world with computation at the epicenter of every activity, computing systems must be highly reliable even if miniaturization makes the underlying hardware unreliable. Techniques able to guarantee high reliability are associated to high costs (reliability tax). Early reliability analysis has the potential to take informed design decisions during to maximize reliability while minimizing the reliability tax. This tutorial focuses on early cross-layer reliability analysis considering the full computing continuum (from IoT/CPS to HPC applications) with emphasis on soft errors. The tutorial will guide attendees from the definition of the problem down to the proper modeling and design exploration strategies considering the full system stack

#### Introduction to Reliability

Reliability is a very broad domain in which several (sometimes competing) communities have provided significant contributions. However, as often happens, definitions and metrics have different meaning in different communities creating a serious obstacle in sharing of knowledge and in the efficient implementation of cross-layer reliability techniques that require synergy between all layers of the system stack.

To overcome this problem in this introduction prof. Gizopoulos will provide an overview of the basic concepts, definitions and metrics required to work in the reliability domains trying to build a common language that could be understood by researchers with different background (e.g., hardware vs software developers).

#### **Cross-Layer Reliability Techniques Overview**

Cross-layer reliability (or cross-layer resilience) is gaining increasing relevance both in the academic and industrial sectors. In a cross-layer resilient system, physical and circuit level techniques can mitigate low-level faults. Hardware redundancy can be used to manage errors at the hardware architecture laver. Eventually, software implemented error detection and correction mechanisms can manage those errors that escaped the lower layers of the stack. In order to understand the potential but also the complexity of this design paradigm prof. Di Carlo will give a brief overview of the most used protection techniques available at the different layers including:

- Logic Laver
- Architectural Layer
- Software Layer
- System-Layer

#### The goal is not to provide an exhaustive review of the state-ofthe-art but to give and idea of the building blocks that can be exploited in a cross-layer resilient design and most importantly to let the audience understand the size and complexity of the related design space that makes the reliability analysis a crucial task in the early phases of the design.

#### Reliability analysis in a Cross-Layer Domain

The decision of how to distribute the error management across the different layers has the goal to meet the system reliability requirements of a specific application, considering its sensitivity to hardware faults while minimizing the related reliability tax. Overall, by considering multiple layers, one can exploit a wider range of information when handling errors. This leads to globally optimized error management strategies dedicated not only to reliability, but also to other design constraints. However, despite a cross-laver holistic design approach has several advantages compared to traditional single layer techniques, it increases the complexity of the design process since a larger design space must be explored. This translates into an increasing demand for system-level reliability analysis frameworks able to evaluate different combinations of cross-layer error protection techniques early in the design cycle. Unfortunately, such tools still lack maturity, especially compared to those available to optimize other design parameters such as power and performance.

This represents the core of the tutorial in which all presenters will exploit their experience in several year of research and collaboration in this domain to guide the audience in an overview of the main reliability analysis on a cross-layer domain.

- In particular the tutorial will cover the following topics:
- Fault Injection approaches
  - Device Level
  - Microarchitectural Level
  - ISA/Software Level
- Stochastic Cross-Layer Modelling and Analysis

This tutorial presents methodologies and results obtained in the framework of several EC projects including in which the presenters have been actively involved: CLERECO - FP7 (https://www.clereco.eu), UniServer - H2020 (http://www.uniserver2020.eu/) and RECIPE - FETHPC project (http://www.recipe-project.eu/). Evolutionary approaches to the design of variability-aware cells, SRAM and analogue circuits.

This tutorial is part of the annual Test Technology Educational Program (TTEP), which is intended to serve both test and design professionals by offering fundamental education and expert knowledge in state-of-the-art test technology topics. TTEP is setup by the Tutorials & Education Group of the IEEE Computer Society Test Technology Technical Council (TTTC) and it accommodates a wide range of areas, from mature test topics of high interest to industrial test engineers to emerging test topics with emphasis on novelty.

## MONDAY TUTORIALS

#### AI CHIP TECHNOLOGIES AND DFT METHODOLOGIES STENDHAL 1400 – 1800 Organisers

Yu Huang, Mentor, A Siemens Business, US Rahul Singhal, Mentor, A Siemens Business, US Lee Harrison, Mentor, A Siemens Business, US

Hardware acceleration for Artificial Intelligence (AI) is now a very competitive and rapidly evolving market. In this tutorial, we will start by covering the basics of deep learning. We will proceed to give an overview of the new and exciting field of using AI chips to accelerate deep learning computations. Next we will summarize the features of the AI chips from design-for-test (DFT) perspective and introduce the DFT technologies that can help testing AI chips and speeding up time-to-market. Finally, we will present a few case studies on how DFT is implemented on the real AI chips.



M02

This tutorial is part of the annual Test Technology Educational Program (TTEP), which is intended to serve both test and design professionals by offering fundamental education and expert knowledge in state-of-the-art test technology topics. TTEP is setup by the Tutorials & Education Group of the IEEE Computer Society Test Technology Technical Council (TTTC) and it accommodates a wide range of areas, from mature test topics of high interest to industrial test engineers to emerging test topics with emphasis on novelty.

## MONDAY TUTORIALS

#### M03 DATA ANALYTICS FOR SCALABLE COMPUTING SYSTEMS DESIGN: CHALLENGES, OPPORTUNITIES, AND SOLUTIONS

#### BERLIOZ Organisers

1400 - 1800

Partha Pratim Pande, Washington State University, US Krishnendu Chakrabarty, Duke University, US

#### Speakers

Jana Doppa, Washington State University, US Hai (Helen) Li, Duke University/TUM-IAS, US Rob Aitken, ARM, US

#### Abstract

The rate of growth of Big Data, slowing down of Moore's law, and the rise of emerging applications pose significant challenges in the design of large-scale computing systems with high-performance, energy-efficiency, and reliability. This tutorial will consider solutions based on machine learning and data analytics to address various challenges and answer the following questions:

- How to use machine learning and statistical modeling for effective design space exploration of computing systems to optimize for power, performance, and thermal metrics?
- How to use machine learning techniques to efficiently manage resources of computing systems (e.g., power, memory, interconnects) to improve performance and energy-efficiency?
- 3. What are the challenges in Processing-in-Memory (PIM) to efficiently solve machine learning algorithms?
- 4. How can data analytics facilitate fault diagnosis, detect anomalies, and increase robustness in the network backbone of emerging large-scale networking systems?
- 5. How can machine learning be used during the design process to produce higher quality, more robust manufactured devices?

To address these outstanding challenges, out-of-the-box approaches need to be explored. By integrating machine learning algorithms, data analytics, statistical modeling, and design of advanced computing systems, this tutorial will engage a broad section of DATE conference attendees. This tutorial will attract newcomers who want to learn how to apply machine learning and data analytics to solve problems in computing systems, as well as experienced researchers looking for exciting new directions in computing systems design, EDA methodologies, and multi-scale computing. This tutorial covers design, optimization and resilience: three main pillars of designing computing systems. It also highlights how machine learning and EDA researchers can join hands to design energy-efficient and reliable chips and systems.

#### Objectives

The main objective of the tutorial is to help attendees understand the emerging inter-dependence of data analytics and computer system design. We will elaborate the most important hardware-software co-design challenges that both data analytics and EDA community need to fully comprehend. We will provide an overview of some interesting emerging solutions to these problems. Specific aims are as follows:

- Design principles for advanced manycore systems as an enabler for machine learning and big data applications
- Data-driven methods for design space exploration and dynamic resource management
- Accelerator designs on conventional and emerging platforms
- Ensure proactive fault tolerance through failure prediction based on time-series data analysis
- Machine learning inspired test, manufacturing and validation methodologies

#### 1400-1530 SESSION 1

- 1400–1445 Machine Learning for Scalable Design Optimization: Theory-Guided Practical Algorithms
- 1445–1530 Machine Learning for Design Space Exploration and Optimization of Manycore Systems
- 1530–1600 Coffee Break
- 1600-1800 SESSION 2
- 1600–1640 Deep Learning and Neuromorphic Computing Technology, Hardware and Implementation
- 1640–1720 Predictive Analytics for Anomaly Detection and Failure Prediction in Complex Core Routers

1700–1800 Machine learning for testable, robust and manufacturable designs

1800–2100 Welcome Reception & PhD Forum hosted by EDAA, ACM SIGDA, and IEEE CEDA

#### M04 SECURITY IN THE POST-QUANTUM ERA: THREATS AND COUNTERMEASURES

#### 1400 - 1800

Organisers

VILLARD DE LANS 2

Anupam Chattopadhyay, Nanyang Technological University, SG Swaroop Ghosh, Pennsylvania State University, US Robert Wille, JKU, AT Francesco Regazzoni, ALaRI, CH

The advancements in the area of high fidelity qubit technologies, resilient quantum circuits and algorithms have fuelled the development of scalable quantum computers. This brings forth serious consequences for security, especially, the public-key cryptography. The dominant protocols in the public-key cryptography are shown to be vulnerable in face of a quantum abled adversary. Therefore, it is of prime importance to understand these trends, and how the security research is gearing up to address these challenges.

This tutorial will discuss the growth of scalable quantum computers, their challenges and the latest research to solve practical problems using NISQ computers. Glue talks will cover the corresponding threats caused by these machines. Based on that, the tutorial will discuss various post-quantum primitives. Finally, new vulnerabilities in post-quantum cryptography are presented, opening up a new research direction.

#### CHALLENGES OF SCALABLE QUANTUM COMPUTING

 Quantum Technology Overview

 Speaker: Swaroop Ghosh, Pennsylvania State University, US

 EDA for Quantum Computing

 Speaker: Robert Wille, Johannes Kepler University Linz, AT

 Scalable Quantum Computer

 Speaker: Koen Bertels, TU Delft, NL

 Security Threats from Quantum Computers

 Speaker: Anupam Chattopadhyay, Nanyang Technological Uni 

#### POST-QUANTUM SECURITY PRIMITIVES

versity, SG

 Quantum Key Distribution

 Speaker: Francesco Regazzoni, ALaRI, CH

 Quantum Random Number Generators

 Speaker: Swaroop Ghosh, Pennsylvania State University, US

 Post-Quantum Cryptography

 Speaker: Sujoy Sinha Roy, University of Birmingham, GB

 Beyond Post-Quantum Security

 Speaker: Shivam Bhasin, Nanyang Technological University, SG

1800–2100 Welcome Reception & PhD Forum hosted by EDAA, ACM SIGDA, and IEEE CEDA

## M06

#### HEPSYCODE: HW/SW CO-DESIGN OF HETEROGENEOUS PARALLEL DEDICATED SYSTEMS AUTRANS 1 1400 – 1800

#### Organisers

Luigi Pomante, Università degli Studi dell'Aquila, IT Vittoriano Muttillo, Università degli Studi dell'Aquila - DEWS, IT Giacomo Valente, Università degli Studi dell'Aquila - DEWS, IT Vincenzo Stoico, Università degli Studi dell'Aquila, IT Webpage: http://www.hepsycode.com

In the last years, the spread and importance of embedded systems are even more increasing, but it is still not yet possible to completely standardize and engineer their system-level design flow. The main design problems are to model functional (F) and non-functional (NF) requirements and to validate the system before implementation. Designers commonly use one or more system-level models (e.g. block diagrams, UML, SystemC, etc.) to have a complete problem view and to perform a check on HW/ SW resource allocation by simulating the system behavior. In this scenario, SW tools to support designers to reduce cost and overall complexity of systems development are even more of fundamental importance. Co-existence of functional and non-functional requirements is the most relevant challenge. Unfortunately, there are no general methodologies defined for this purpose and often the only option is to refer to experienced designer indications, for taking advantage of empirical criteria and gualitative assessments. In such a context, this tutorial faces the problem of the HW/SW co-design of dedicated/embedded systems based on heterogeneous parallel architectures and presents a methodology (with related prototypal tools), called HepsyCode, able to support the development of such systems in different application domains. Main objectives:

- to present the state of the art about the most used commercial and academic design tools in the field of hw/sw co-design (with particular attention to design space exploration considering F and NF requirements)
- to present a methodology, called HepsyCode, able to support the development of heterogeneous parallel embedded/dedicated systems in different application domains
- to show live demos related to the use of HepsyCode with one or more case studies

1400-1700	A System-Level Methodology for HW/SW Co-Design of
	Heterogeneous Parallel Dedicated Systems
	Speaker: Luigi Pomante, Università degli Studi dell'Aquila, IT
1700-1730	Real-Time and Mixed Criticality Extensions for the HepsyCode
	Methodology
	Speaker: Vittoriano Muttillo, Università degli Studi dell'Aquila
	DEWS, IT
1730-1800	Design for Monitorability: a HW/SW unified approach for
	embedded system monitoring
	Speaker: Giacomo Valente, Università degli Studi dell'Aquila
	DEWS, IT
1800-2100	Welcome Reception & PhD Forum
	hosted by EDAA, ACM SIGDA, and IEEE CEDA

MON

## MONDAY TUTORIALS

#### M07

#### **AUTRANS 2**

1400 - 1800

Organisers

Lukas Sekanina, Brno University of Technology, CZ Andy Tyrrell, University of York, GB

EVOLUTIONARY COMPUTING FOR EDA

Electronic Design Automation (EDA) methods that use an evolutionary algorithm (EA) as the core optimizer have become more and more popular, especially in the context of new optimization challenges connected with energy-efficient machine learning implemented in embedded systems. The goal of this tutorial is to acquaint the DATE community with the state-of-the-art genetic and evolutionary algorithms, evolutionary circuit design and approximation methods, and demonstrate on several case studies how conventional designs can be improved by means of the evolutionary approach. The tutorial should also lead to better understanding of advantages and disadvantages of the EA-based techniques, principles of the multi-objective optimization (in comparison to the single-objective optimization) and a fair evaluation practice of search-based algorithms. In the first part of the tutorial, we will briefly introduce the principles of evolutionary computing, terminology, the multi-objective optimization driven by the Pareto optimality concept, and fundamental branches of EAs genetic algorithms (GA) and genetic programming (GP). We will emphasize that a correct statistical evaluation of results is mandatory when stochastic algorithms such as EAs are employed. In the second part, Cartesian Genetic Programming (CGP) will be introduced as a method providing high quality designs of common and approximate digital circuits at different levels of abstraction. Case studies will be focused on evolutionary design of variability-aware cells, approximate arithmetic circuits, image operators, hash functions and neural networks.

This tutorial is primarily devoted to researchers, CAD engineers and students who would like to learn the principles of evolutionary algorithms and how they can be used to design, optimize or approximate circuit designs. Also those who are interested in particular applications such as variability-tolerant design, low-power circuit design, circuit approximation or neural network accelerator optimization will find this tutorial as a useful source of information. After taking the tutorial, the participants should be able to formulate a particular EDA problem as a problem for an EA, i.e. to encode a candidate solution, devise suitable search operators and develop a fitness function. 1400–1445 Evolutionary algorithms

**Speaker: Andy Tyrrell**, University of York, GB Principles and terminology of EAs. Genetic algorithm vs genetic programming. Single-objective vs multi-objective optimization. Statistical evaluation of search heuristics.

#### 1445–1530 Cartesian genetic programming for circuit design

**Speaker: Lukas Sekanina**, Brno University of Technology, CZ Cartesian genetic programming. Evolutionary circuit design and approximation. Fast circuit evaluation utilizing formal verification methods

1530-1600 Coffee Break in Salon des Médaillés

#### 1600-1700 Case studies I

Speaker: Andy Tyrrell, University of York, GB Evolutionary approaches to the design of variability-aware cells, SRAM and analogue circuits.

#### 1700–1800 Case studies II

**Speaker: Lukas Sekanina**, Brno University of Technology, CZ Evolutionary design of approximate arithmetic circuits, image operators, hash functions, neural networks

#### 1800–2100 Welcome Reception & PhD Forum hosted by EDAA, ACM SIGDA, and IEEE CEDA

RI THU WED

## **TECHNICAL SESSIONS - TUESDAY**

M08	AN INDUSTRY APPROACH TO DEPLOYING DEEP		
	CHAMROUSSE	1400 – 1800	
	Organiser		
	John Zhao, MathWorks, US		

FPGAs provide a flexible and attractive edge platform for competitive deep learning accelerators that also support differentiating customization because of their increasing floatingpoint operation (FLOP) performance and their support for both sparse data and compact data types.

MATLAB and Simulink provide a rich environment for AI system design and deployment, with libraries of proven, specialized algorithms ready to use for specific applications. The environment enables a model-based design workflow for fast prototyping and implementation of the algorithms on heterogeneous embedded targets, such as FPGA or MPSoC.

This tutorial introduces a new workflow enabled by new capabilities in MATLAB that bridges the gap between a pre-trained neural network and general-purpose FPGAs, providing a new approach for graduate students, researchers and engineers in AI technology development or system design to rapidly prototype and prove the concept of their designs or algorithms. You will learn in this seminar, through presentation and examples, how to easily deploy a pre-trained deep learning network on a general purpose FPGAs without writing VHDL code. Specifically, you will learn

How to design, train and customize neural network in MATLAB

- How to select the data types in MATLAB for efficient deployment on FPGA
- How to do speed and resource tradeoff for a specific FPGA platform
- How to automatically generate the portable VHDL and Verilog code for the customized inference processor
- How to use the provided interface functions to transfer data between the host MATLAB and the processor on FPGA
- How to integrate the pre-trained neural network processor into a larger system with data pre-processing and post-processing components

#### 1400-1445 Designing, training and customizing neural network with MATLAB

#### Speaker: John Zhao, MathWorks, US

1445-1600 Generating optimized VHDL/Verilog code for the customized neural network processor and deploying on FPGA Speaker: John Zhao, MathWorks, US

1600-1630 Coffee Break in Salon des Médaillés

1630-1800 Profiling and debugging the neural network processor on FPGA using the interface between MATLAB and FPGA Speaker: John Zhao, MathWorks, US

1800–2100 Welcome Reception & PhD Forum hosted by EDAA, ACM SIGDA, and IEEE CEDA

1.1	OPENING SESSION: PLENARY, AWARDS CEREMONY & KEYNOTE ADDRESSES
	AMPHITÉÂTRE DAUPHINE 0815 – 1030
	Chair: Giorgio Di Natale, CNRS/TIMA Laboratory, FR
	Co-Chair: Cristiana Bolchini, Politecnico di Milano, IT
0815	Welcome Addresses
	Giorgio Di Natale, DATE 2020 General Chair
	Cristiana Bolchini, DATE 2020 Programme Chair
0825	Presentation of awards
	2019 ACM SIGDA Pioneering Achievement Award
	(Giovanni De Micheli, EPFL, CH)
0045	
0845	2020 EDAA Achievement Award
	EDAA Outstanding Dissertations Award 2019
	DATE Fellow Award
	(Jürgen Teich, Friedrich-Alexander-Universität
	Erlangen-Nürnberg, DE)
	IEEE Fellow Award
	(Maciej Ciesielski, University of Massachusetts, US)
	IEEE CEDA Service Award
	(Jurgen Teich, Friedrich-Alexander-Universität
	Erlangen-Nurnberg, DE)
	IFFE CS TTTC Outstanding Contribution Award
	(Giorgio Di Natale, CNBS/TIMA Laboratory, FB)
0915	Keynote Addresses
	The Industrial IoT Microelectronics Revolution
	Philippe Magarshack, STMicroelectronics, FR
	Open Parallel Ultra-Low Power Platforms for Extreme Edge AI
	Luca Benini, ETH Zurich, CH
	> see page 010
1030	Exhibition and Coffee Break
	supported by HISIICON

#### **DATE 2020**

2.1	EXECUTIVE SESSION: MEMORIES FOR EMERGING APPLICATIONS AMPHITHÉÂTRE JEAN PROUVE 1130 - 1300	1215
	Chair: Pierre-Emmanuel Gaillardon, University of Utah, US Co-Chair: Kvatinsky Shahar, Technion, IL Memories play a prime role in virtually every modern computing systems. While memory technology has been able to follow the	1230
	aggressive trend of scaling and keep up with the most stringent demands, there exists new applications for which traditional memories struggle to deliver viable solutions. In this context, and more than ever, novel memory technologies are required.	1245
	Identifying a close match between a killer application and a sup- porting emerging memory technology will ensure unprecedented	IPs
	capabilities and open durable new horizons for computing sys- tems. In this executive session, we will explore specific cases where novel memories (OxRAM and SOT MRAM in particular)	1300
	are opening such novel applications unachievable with standard memories.	2.3
1130	Resistive RAM and its Dense 3D Integration for the <i>N3XT</i> 1,000X Subhasish Mitra	
	Stanford University, US	
1200	Emerging Memories for Von Neumann and for Neuromorphic	
	Computing	
	Jamil Kawa	
1000	Synopsys, US	
1230	Rekaim Technology for next generation AI and cost-effective	
	Amir Begev	
		1130
1300	Exhibition and Lunch Break	
2.2	HARDWARE-ASSISTED SECURE SYSTEMS	1200
	CHAMROUSSE 1130 - 1300	
	Chair: Prabhat Mishra, University of Florida, US Co-Chair: Kavun Elif Bilge, University of Sheffield, GB	
	This session covers state-of-the-art hardware-assisted tech-	
	niques for secure systems such as random number generators, PUFs, and logic locking & obfuscation. In addition, novel detec-	1230

tion methods for hardware Trojans are presented. Backtracking Search for Optimal Parameters of a PLL-based **True Random Number Generator** Brice Colombier<sup>1</sup>, Nathalie Bochard<sup>1</sup>, Florent Bernard<sup>2</sup> and Lilian <sup>1</sup>Université de Lyon, FR; <sup>2</sup>Laboratory Hubert Curien, Université de Lyon, UJM Saint-Etienne, FR Long-term Continuous Assessment of SRAM PUF and Source of Random Numbers Rui Wang, Georgios Selimis, Roel Maes and Sven Goossens Intrinsic-ID, NL 1300 Exhibition and Lunch Break **DATE 2020** SPEAKERS | PRESENTING AUTHORS ARE HIGHLIGHTED

## **TECHNICAL SESSIONS – TUESDAY**

1215	Rescuing Logic Encryption in Post-SAT Era by Locking &
	Obfuscation
	Amin Rezaei, Yuanqi Shen and Hai Zhou
	Northwestern University, US
1230	Selective Concolic Testing for Hardware Trojan Detection in
	Behavioral SystemC Designs
	Bin Lin <sup>1</sup> , Jinchao Chen <sup>2</sup> and Fei Xie <sup>1</sup>
	<sup>1</sup> Portland State University, US; <sup>2</sup> Northwestern Polytechnical University, CN
1245	Test Pattern Superposition to Detect Hardware Trojans
	Chris Nigh and Alex Orailoglu
	University of California, San Diego, US
IPs	IP1-1
1300	Exhibition and Lunch Break

FUELING THE FUTURE OF COMPUTING: 3D, TFT, OR **DISRUPTIVE MEMORIES?** AUTRANS 1130 - 1300

```
Chair:
          Yvain Thonnart, CEA-Leti, FR
Co-Chair: Marco Vacca, Politecnico di Torino, IT
In the post-CMOS era, the future of computing relies more
and more on emerging technologies, like resistive memories,
TFT and 3D integration or their combination, to continue per-
formance improvements: from a novel accelerating solution for
deep neural networks with ferroelectric transistor technology, to
a physical design methodology for face-to-face 3D ICs to enable
commercial-quality IC layouts. Furthermore, the monolithic 3D
advantage obtained combining TFT and RRAM technology is
quantified using a novel open-source CAD flow.
```

1130	Ternary Compute-Enabled Memory using Ferroelectric
	Transistors for Accelerating Deep Neural Networks
	Sandeep Krishna Thirumala, Shubham Jain, Sumeet Gupta and
	Anand Raghunathan
	Purdue University, US
1200	Macro-3D: A Physical Design Methodology for Face-to-Face-
	Stacked Heterogeneous 3D ICs
	Lennart Bamberg <sup>1,3</sup> , Lingjun Zhu <sup>2</sup> , Sai Pentapati <sup>2</sup> , Da Eun Shim <sup>2</sup> ,
	Alberto Garcia-Ortiz <sup>3</sup> and Sung Kyu Lim <sup>2</sup>
	<sup>1</sup> GrAi Matter Labs, NL; <sup>2</sup> Georgia Tech, US; <sup>3</sup> University of Bremen, DE
1230	Quantifying the Benefits of Monolithic 3D Computing Systems
	Enabled by TFT and RRAM
	Abdallah M. Felfel <sup>1,3</sup> , Kamalika Datta <sup>1</sup> , Arko Dutt <sup>1</sup> , Hasita Veluri <sup>2</sup> ,
	Ahmed Zaky <sup>1</sup> , Aaron Thean <sup>2</sup> and Mohamed M Sabry Aly <sup>1</sup>
	<sup>1</sup> Nanyang Technological University, SG; <sup>2</sup> National University of Singapore,
	SG; <sup>3</sup> Zewail City of Science and Technology, EG
1245	Organic-Flow: An Open-Source Organic Standard Cell Library
	and Process Development Kit
	Ting-Jung Chang, Zhuozhi Yao, Barry P. Rand and David
	Wentzlaff
	Princeton University, US
IPs	IP1-2, IP1-3

1130

1200

Bossuet1

10 TUE

## **TECHNICAL SESSIONS - TUESDAY**

2.4	CHALLENGES IN ANALOG DESIGN AUTOMATION & SECURITY STENDHAL 1130 - 1300 Chair: Manuel Barragan, TIMA, FR Co-Chair: Haralampos-G. Stratigopoulos, Sorbonne Université, CNRS, LIP6, FR
1130	Producing reliable and secure analog circuits is a challenging task. This session addresses novel and systematic approaches to ana- log security, based on key sequencing, and analog design, from automatic netlist annotation to Bayesian modeling optimization. GANA: Graph Convolutional Network Based Automated Netlist Annotation for Analog Circuits
	<b>Kishor Kunal</b> <sup>1</sup> , Tornoy Dhar <sup>1</sup> , Meghna Madhusudan <sup>1</sup> , Jitesh Poojary <sup>1</sup> , Arvind Sharma <sup>1</sup> , Wenbin Xu <sup>2</sup> , Steven Burns <sup>3</sup> , Jiang Hu <sup>2</sup> , Ramesh Harjani <sup>1</sup> and Sachin S. Sapatnekar <sup>1</sup> <sup>1</sup> University of Minnesota Twin Cities, US; <sup>2</sup> Texas A&M University, US; <sup>3</sup> Intel Corporation, US
1200	Securing Programmable Analog ICs Against Piracy Mohamed Elshamy, Alhassan Sayed, Marie-Minerve Louerat, Amine Rhouni, Hassan Aboushady and Haralampos-G. Stratigopoulos Sorbonne Université CNBS LIP6 FB
1230	An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling Biao He <sup>1</sup> , Shuhan Zhang <sup>1</sup> , Fan Yang <sup>1</sup> , Changhao Yan <sup>1</sup> , Dian Zhou <sup>2</sup> and Xuan Zeng <sup>1</sup>
IPs	IP1-4, IP1-5, IP1-6
1300	Exhibition and Lunch Break
2.5	PRUNING TECHNIQUES FOR EMBEDDED NEURAL NETWORKS BAYARD 1130 - 1300
	Chair: Marian Verhelst, KU Leuven, BE
	Co-Chair: Dirk Ziegenbein, Robert Bosch GmbH, DE Network pruning has been applied successfully to reduce the
	computational and memory footprint of neural network process-
	pruning in embedded processing architectures. The solutions
	presented extend the sparsity concept to the bit level with an
	tions, introduce a novel group-level pruning technique, demon-
	strating an improved trade-off between hardware-execution cost and accuracy loss, and explore a sparsity-aware cache ar-

chitecture to reduce cache miss rate and execution time. Deeper Weight Pruning without Accuracy Loss in Deep Neural Networks

Byungmin Ahn and Taewhan Kim Seoul National University, KR

## **TECHNICAL SESSIONS – TUESDAY**

120111	
1200	Flexible Group-Level Pruning of Deep Neural Networks for On- Device Machine Learning
	Kwangbae Lee, Hoseung Kim, Hayun Lee and Dongkun Shin
1220	Sungkyunkwan University, KR Sparaity, Awara Caabas to Accelerate Deep Neural Networks
1230	Vinod Ganesan <sup>1</sup> Sanchari Sen <sup>2</sup> Pratyush Kumar <sup>1</sup> Neel Gala <sup>1</sup>
	Kamakoti Veezhinatha <sup>1</sup> and Anand Raghunathan <sup>2</sup>
	<sup>1</sup> IIT Madras. IN: <sup>2</sup> Purdue University. US
IPs	IP1-7
1300	Exhibition and Lunch Break
2.6	
2.0	
	LESDIGUIÈRES 1130 - 1300
	Chair: Mounir Benabdenbi TIMA Laboratory FB
	Co-Chair: Said Hamdioui, TU Delft, NL
	This session discusses reliability issues for different memory
	technologies; addressing fault tolerance of memristors, how to
	reduce simulations with importance sampling and advance met-
	rics as measure for the reliability of NAND flash memories.
1130	On Improving Fault Tolerance of Memristor Crossbar Based
	Neural Network Designs by Target Sparsifying
	Song Jin', Songwei Pel <sup>2</sup> and Yu wang
	North China Electric Power University, CN; -School of Computer Science,
1200	An Efficient Yield Analysis of SRAM Using Scaled-Sigma
	Adaptive Importance Sampling
	Liang Pang <sup>1</sup> , Mengyun Yao <sup>2</sup> and Yifan Chai <sup>1</sup>
	<sup>1</sup> School of Electronic Science & Engineering, Southeast University, CN;
	<sup>2</sup> School of Microelectronics, Southeast University, CN
1230	Fast and Accurate High-Sigma Failure Rate Estimation through
	Extended Bayesian Optimized Importance Sampling
	Michael Hefenbrock, Dennis Weller, Michael Beigl and Mehdi
	l ahoori
1045	Karlsruhe Institute of Technology, DE
1249	Value vehiclow: A New Metric to Measure the Reliability of NAND

 Flash Memory

 Min Ye<sup>1</sup>, Qiao Li<sup>1</sup>, Jianqiang Nie<sup>2</sup>, Tei-Wei Kuo<sup>1</sup> and Chun Jason Xue<sup>1</sup>

 <sup>1</sup>City University of Hong Kong, HK; <sup>2</sup>YEESTOR Microelectronics Co., Ltd, CN

 IPs
 IP1-8, IP1-9

1300 Exhibition and Lunch Break

MON

## **TECHNICAL SESSIONS - TUESDAY**

## **TECHNICAL SESSIONS – TUESDAY**

2.7	OPTIMIZING EMERGING APPLICATIONS FOR POWER-EFFICIENT COMPUTING		technologie community
	Chair: Jungwook Choi, Hanyang University, KR		the purpos
	Co-Chair: Shafique Muhammad, TU Wien, AT		community
	This session focuses on emerging applications for power-effi-		ing Compu
	cient computing, such as bioinformatics and few-shot learning.	1430	Cryo-CMO
	Methods such as Hyperdimensional computing or computing in		Edoardo Cl
	memory are applied to process DNA pattern matching or to per-		Masoud Ba
	form few-shot learning in a more power-efficient way.		<sup>1</sup> EPFL, CH; <sup>2</sup>
1130	GenieHD: Efficient DNA Pattern Matching Accelerator Using	1445	The N3XT
	Hyperdimensional Computing		Data: Carb
	Yeseong Kim, Mohsen Imani, Niema Moshiri and Tajana Rosing		Gage Hills <sup>1</sup>
	University of California, San Diego, US		<sup>1</sup> Massachuse
1200	REPUTE: An OpenCL based Read Mapping Tool for Embedded		University, S
	Genomics	1500	Multiplier A
	Sidharth Maheshwari1, Rishad Shafik1, Alex Yakovlev1, lan		Plasmonic-
	Wilson <sup>1</sup> and Amit Acharyya <sup>2</sup>		Eleonora T
	<sup>1</sup> Newcastle University, GB; <sup>2</sup> IIT Hyderabad, IN		Mathias S
1230	A Fast and Energy Efficient Computing-in-Memory Architecture		Giovanni D
	for Few-Shot Learning Applications		<sup>1</sup> EPFL, CH; <sup>2</sup>
	Dayane Reis, Ann Franchesca Laguna, Michael Niemier and X.	1515	Quantum Q
	Sharon Hu		Accelerato
	University of Notre Dame, US		Koen Berte
			Mouedenne
1300	Exhibition and Lunch Break		Almudever
			TU Delft, NL
		1530	Utilizing bu
			scaling belo
3.0	LUNCHTIME KEYNOTE SESSION		Odysseas 2
	AMPHITHÉÂTRE JEAN PROUVE 1350 - 1420		Doyoung J
	Chair: Marco Casale-Rossi, Synopsys, IT		and Julien
	Co-Chair: Giovanni De Micheli, EPFL, CH		IMEC, BE
1350	Neuromorphic Computing: Past, Present, and Future	1545	A RRAM-b
	Catherine Schuman		Xifan Tang
	Oak Ridge National Laboratory, US		and Pierre-
	> see page 011		University of
		1600	Exhibition
3.1	SPECIAL SESSION: ARCHITECTURES FOR		

## **EMERGING TECHNOLOGIES** AMPHITHÉÂTRE JEAN PROUVE

#### 1430 - 1600

Chair: Pierre-Emmanuel Gaillardon, University of Utah, US Co-Chair: Michael Niemier, University of Notre Dame, US The past five decades have witnessed transformations happening at an ever-growing pace thanks to the sustained increase of capabilities of electronics systems. We are now at the dawn of a new revolution where emerging technologies, understand beyond silicon complementary metal oxide semiconductors, are going to further revolutionize the way we design electronics. In this hot topic session, we intend to elaborate on the architectural opportunities and challenges brought by non-standard semiconductor

es. In addition to provide new perspectives to the DATE beyond the currently hot novel architectures, such as hic or in-memory computing, this proposal also serve e of tightening the link between DATE and the EDA at large with the mission and roles of the IEEE Rebootting Initiative - https://rebootingcomputing.ieee.org. S interfaces for a scalable guantum computer

harbon<sup>1</sup>, Andrei Vladimirescu<sup>2</sup>, Fabio Sebastiano<sup>3</sup> and abaie<sup>3</sup> University of California, Berkeley, US: 3TU Delft, NL 1,000X for the Coming Superstorm of Abundant on Nanotube FETs, Resistive RAM, Monolithic 3D and Mohamed M. Sabry<sup>2</sup> etts Institute of Technology, US; <sup>2</sup>Nanyang Technological G Architectures: Challenges and Opportunities with -based Logic esta<sup>1</sup>, Samantha Lubaba Noor<sup>2</sup>, Odysseas Zografos<sup>3</sup>, Soeken<sup>1</sup>, Francky Catthoor<sup>3</sup>, Azad Naeemi<sup>2</sup> and emicheli<sup>1</sup> Georgia Tech, US; <sup>3</sup>IMEC, BE Computer Architecture: Towards Full-Stack Quantum rs els, Aritra Arkar, T. Hubregtsen, M. Serrao, Abid A. e, A. Yadav, A. Krol, Imran Ashraf and Carmen G. ried power rails and backside PDN to further CMOS ow 5nm nodes Zografos, Sudhir Patli, Satadru Sarkar, Bilal Chehab, Jang, Rogier Baert, Peter Debacker, Myung-Hee Na Ryckaert ased FPGA for Energy-efficient Edge Computing g, Ganesh Gore, Patsy Cadareanu, Edouard Giacomin Emmanuel Gaillardon

Utah, US

and Coffee Break

#### 3.2 ACCELERATING DESIGN SPACE EXPLORATION LESDIGUIÈRES 1430 - 1600

Chair: Christian Pilato, Politecnico di Milano, IT Co-Chair: Luca Carloni, Columbia University, US Accelerating Design Space Exploration efficiently is needed to optimize hardware accelerators. At high level, learning techniques can provide ways to either recognize previously synthesized kernels or to model the hidden dependences between synthesis directive costs and performances. At a lower level, speeding up RTL simulations based on data dependencies analysis can speed up one of the most time consuming steps.

46

TUE WED THU

## **TECHNICAL SESSIONS – TUESDAY**

#### 1430 Efficient and Robust High-Level Synthesis Design Space Exploration through offline Micro-kernels Pre-characterization Zi Wang, Jiangi Chen and Benjamin Carrion Schaefer University of Texas at Dallas, US 1500 Prospector: Synthesizing Efficient Accelerators via Statistical Learning Atefeh Mehrabi<sup>1</sup>, Aninda Manocha<sup>1,2</sup>, Benjamin Lee<sup>1</sup> and Daniel Sorin<sup>1</sup> <sup>1</sup>Duke University, US: <sup>2</sup>Princeton University, US 1530 Tango: An Optimizing Compiler for Just-In-Time RTL Simulation Blaise-Pascal Tine, Sudhakar Yalamanchili and Hyesoon Kim Georgia Tech, US IPs IP1-10, IP1-11, IP1-12 1600 Exhibition and Coffee Break

## 3.3 EU/ESA PROJECTS ON HETEROGENEOUS COMPUTING

CHAMROUSSE 1430 - 1600

Chair: Carles Hernandez, Universitat Politècnica de València, ES

Co-Chair: Francisco J. Cazorla, BSC, ES

In the scope of this session the presented EU/ESA projects cover topics related to the control electronics and data processing architecture and functionality of the Wide Field Imager, one of two scientific instruments of the next European X-ray observatory ATHENA; task-based programming models to provide a software ecosystem for heterogeneous hardware composed of CPUs, GPUs, FPGAs and dataflow engines; and a framework to allow Big Data solutions to dynamically and transparently exploit heterogeneous hardware accelerators.

1430 ESA Athena WFI Onboard Electronics - Distributed Control and Data Processing (work in progress in the project)

> **Markus Plattner**<sup>1</sup>, Sabine Ott<sup>1</sup>, Jintin Tran<sup>1</sup>, Christopher Mandla<sup>1</sup>, Manfred Steller<sup>2</sup>, Harald Jeszensky<sup>2</sup>, Roland Ottensamer<sup>3</sup>, Jan-Christoph Tenzer<sup>4</sup>, Thomas Schanz<sup>4</sup>, Samuel Pliego<sup>4</sup>, Konrad Skup<sup>5</sup>, Denis Tcherniak<sup>6</sup>, Chris Thomas<sup>7</sup>, Julian Thornhill<sup>7</sup> and Sebastian Albrecht<sup>1</sup>

> <sup>1</sup>Max Planck Institute for extraterrestrial Physics, DE; <sup>2</sup>IWF - Space Research Institute, AT; <sup>3</sup>TU Wien, AT; <sup>4</sup>University of Tübingen, DE; <sup>5</sup>CBK Warsaw, PL; <sup>6</sup>Technical University of Denmark, DK; <sup>7</sup>University of Leicester, GB

## **TECHNICAL SESSIONS – TUESDAY**

## LEGaTO: Low-Energy, Secure, and ResilientToolset for

### Heterogeneous Computing

Behzad Salami<sup>1</sup>, Konstantinos Parasyris<sup>1</sup>, Adrian Cristal<sup>1</sup>, Osman Unsal<sup>1</sup>, Xavier Martorell<sup>1</sup>, Paul Carpenter<sup>1</sup>, Raul De La Cruz<sup>1</sup>, Leonardo Bautista<sup>1</sup>, Daniel Jimenez<sup>1</sup>, Carlos Alvarez<sup>1</sup>, Saber Nabavi<sup>1</sup>, Sergi Madonar<sup>1</sup>, Miquel Pericàs<sup>2</sup>, Pedro Trancoso<sup>2</sup>, Mustafa Abduljabba<sup>2</sup>, Jing Chen<sup>2</sup>, Pirah Noor Soomro<sup>2</sup>, Madhavan Manivannan<sup>2</sup>, Micha von dem Berge<sup>3</sup>, Stefan Krupop<sup>3</sup>, Frank Klawonn<sup>4</sup>, Amani Mihklafi<sup>4</sup>, Sigrun May<sup>4</sup>, Tobias Becker<sup>5</sup>, Georgi Gaydadjiev<sup>5</sup>, Hans Salomonsson<sup>6</sup>, Devdatt Dubhashi<sup>6</sup>, Oron Port<sup>7</sup>, Yoav Etsion<sup>7</sup>, Le Quoc Do<sup>8</sup>, Christof Fetzer<sup>8</sup>, Martin Kaiser<sup>9</sup>, Nils Kucza<sup>9</sup>, Jens Hagemeyer<sup>9</sup>, René Griessl<sup>9</sup>, Lennart Tigges<sup>9</sup>, Kevin Mika<sup>9</sup>, Arne Hüffmeier<sup>9</sup>, Marcelo Pasin<sup>10</sup>, Valerio Schiavoni<sup>10</sup>, Isabelly Rocha<sup>10</sup>, Christian Göttel<sup>10</sup> and Pascal Felber<sup>10</sup>

<sup>1</sup>BSC, ES; <sup>2</sup>Chalmers, SE; <sup>3</sup>Christmann Informationstechnik + Medien GmbH & Co. KG, DE; <sup>4</sup>Helmholtz-Zentrum für Infektionsforschung GmbH, DE; <sup>5</sup>MAXELER, GB; <sup>6</sup>MIS, SE; <sup>7</sup>TECHNION, IL; <sup>8</sup>TU Dresden, DE; <sup>9</sup>UNIBI, DE; <sup>10</sup>University of Neuchâtel, CH

### 1530

1500

#### Efficient Compilation and Execution of JVM-Based Data Processing Frameworks on Heterogeneous Co-Processors

Christos Kotselidis<sup>1</sup>, Ioannis Komnios<sup>2</sup>, Orestis Akrivopoulos<sup>3</sup>, Sebastian Bress<sup>4</sup>, Katerina Doka<sup>5</sup>, Hazeef Mohammed<sup>6</sup>, Georgios Mylonas<sup>7</sup>, Vassilis Spitadakis<sup>8</sup>, Daniel Strimpel<sup>9</sup>, Juan Fumero<sup>1</sup>, Foivos S. Zakkak<sup>1</sup>, Michail Papadimitriou<sup>1</sup>, Maria Xekalaki<sup>1</sup>, Nikos Foutris<sup>1</sup>, **Athanasios Stratikopoulos**<sup>1</sup>, Nectarios Koziris<sup>5</sup>, Ioannis Konstantinou<sup>5</sup>, Ioannis Mytilinis<sup>5</sup>, Constantinos Bitsakos<sup>5</sup>, Christos Tsalidis<sup>8</sup>, Christos Tselios<sup>3</sup>, Nikolaos Kanakis<sup>3</sup>, Clemens Lutz<sup>4</sup>, Viktor Rosenfeld<sup>4</sup> and Volker Markl<sup>4</sup>

<sup>1</sup>University of Manchester, GB; <sup>2</sup>Exus Ltd., US; <sup>3</sup>Spark Works ITC Ltd., GB; <sup>4</sup>German Research Center for Artificial Intelligence, DE; <sup>5</sup>National TU Athens, GR; <sup>6</sup>Kaleao Ltd., GB; <sup>7</sup>Computer Technology Institute & Press Diophantus, GR; <sup>8</sup>Neurocom Luxembourg, LU; <sup>9</sup>IProov Ltd., GB

1600 Exhibition and Coffee Break

#### 3.4 ACCELERATING NEURAL NETWORKS AND VISION WORKLOADS STENDHAL 1430 - 1600

STENDER	AL 1430 - 10
Chair:	Leonidas Kosmidis, BSC, ES
Co-Chair:	Georgios Keramidas, Aristotle University of
	Thessaloniki/ Think Silicon S.A., GB

This session presents different solutions to accelerate emerging applications. The papers include various microarchitecture techniques as well as complete SoC and RISC-V based solutions. More fine-grained techniques are also presented like fast computations on sparse matrices. Vision applications are represented by the popular VSLAM, while various types and forms of emerging Neural Networks (such as Recurrent, Quantized, and Siamese NNs) are considered.

## **TECHNICAL SESSIONS - TUESDAY**

1430	PSB-RNN: A Processing-in-Memory Systolic ArrayArchitecture using Block Circulant Matrices for Recurrent Neural Networks Nagadastagiri Challapalle <sup>1</sup> , Sahithi Rampalli <sup>1</sup> , Makesh Tarun Chandran <sup>1</sup> , Gurpreet Singh Kalsi <sup>2</sup> , John (Jack) Sampson <sup>1</sup> , Sreenivas Subramoney <sup>2</sup> and Vijaykrishnan Narayanan <sup>1</sup> <sup>1</sup> Pennsylvania State University, US; <sup>2</sup> Intel Labs, IN
1500	XpulpNN: Accelerating Quantized Neural Networks on RISC-V Processors Through ISA Extensions Angelo Garofalo <sup>1</sup> , Giuseppe Tagliavini <sup>1</sup> , Francesco Conti <sup>1,2</sup> , Davide Rossi <sup>1</sup> and Luca Benini <sup>1,2</sup> 'Università di Bologna IT. <sup>2</sup> ETH Zurich, CH
1530	SNA: A Siamese Network Accelerator to Exploit the Model- Level Parallelism of Hybrid Network Structure Xingbin Wang, Boyan Zhao, Rui Hou and Dan Meng Chinese Academy of Sciences, CN
1545	HcveAcc: A High-Performance and Energy-Efficient Accelerator for Tracking Task in VSLAM System Li Renwei, Wu Junning, Liu Meng, Chen Zuding, Zhou Shengang and Feng Shanggong Chinese Academy of Sciences, CN
IPs	IP1-13, IP1-14
1600	Exhibition and Coffee Break
2.5	
3.5	PARALLEL REAL-TIME SYSTEMS         BAYARD       1430 - 1600         Chair:       Liliana Cucu-Grosjean, Inria, FR         Co-Chair:       Antoine Bertout, ENSMA, FR         This session presents novel techniques to enable parallel execution in real-time systems. More precisely, the papers are solving limitations of previous DAG models, devising tool chains to ensure WCET bounds, correcting results on heterogeneous processors, and considering wireless networks with application-oriented scheduling
1430	PARALLEL REAL-TIME SYSTEMS         BAYARD       1430 - 1600         Chair:       Liliana Cucu-Grosjean, Inria, FR         Co-Chair:       Antoine Bertout, ENSMA, FR         This session presents novel techniques to enable parallel execution in real-time systems. More precisely, the papers are solving limitations of previous DAG models, devising tool chains to ensure WCET bounds, correcting results on heterogeneous processors, and considering wireless networks with application-oriented scheduling.         On the Volume Calculation for Conditional DAG Tasks:         Hardness and Algorithms         Jinghao Sun <sup>1</sup> , Yaoyao Chi <sup>1</sup> , Tianfei Xu <sup>1</sup> , Lei Cao <sup>1</sup> , Nan Guan <sup>2</sup> , Zhishan Guo <sup>3</sup> and Wang Yi <sup>4</sup> 'Northeastern University, CN; <sup>2</sup> Hong Kong Polytechnic University, CN;
1430	PARALLEL REAL-TIME SYSTEMS         BAYARD       1430 - 1600         Chair:       Liliana Cucu-Grosjean, Inria, FR         Co-Chair:       Antoine Bertout, ENSMA, FR         This session presents novel techniques to enable parallel execution in real-time systems. More precisely, the papers are solving limitations of previous DAG models, devising tool chains to ensure WCET bounds, correcting results on heterogeneous processors, and considering wireless networks with application-oriented scheduling.         On the Volume Calculation for Conditional DAG Tasks:         Hardness and Algorithms         Jinghao Sun <sup>1</sup> , Yaoyao Chi <sup>1</sup> , Tianfei Xu <sup>1</sup> , Lei Cao <sup>1</sup> , Nan Guan <sup>2</sup> , Zhishan Guo <sup>3</sup> and Wang Yi <sup>4</sup> 'Northeastern University, CN; <sup>2</sup> Hong Kong Polytechnic University, CN; <sup>3</sup> University of Central Florida, US; <sup>4</sup> Uppsala Universitet, SE         WCET-aware Code Generation and Communication         Optimization for Parallelizing Compilers         Simon Reder and Juergen Becker         Karlsenke Institute of Tophachery, DE

<sup>1</sup>LIAS, Université de Poitiers, ISAE-ENSMA, FR; <sup>2</sup>Université Libre de Bruxelles, BE

## **TECHNICAL SESSIONS - TUESDAY**

1545	Application-Aware Scheduling of Networked Applications over
	the Low-Power Wireless Bus
	Kacper Wardega and Wenchao Li
	Boston University, US
Ps	IP1-15, IP1-16

1600 Exhibition and Coffee Break

3.6

#### NOC IN THE AGE OF NEURAL NETWORK AND APPROXIMATE COMPUTING LESDIGUIÈRES 1430

1430 - 1600

Chair: Romain Lemaire, CEA, FR

**Co-Chair:** Jean-Philippe Diguet, CNRS/ Lab-STICC, FR To support innovative applications, new paradigms have been introduced, such as neural network and approximate computing. This session presents different NoC-based architectures that support these computing approaches. In these advanced architectures, NoC designs are no longer only a communication infrastructure but also part of the computing system. Different mechanisms are introduced at network-level to support the application and thus enhance the performance and power efficiency. As such, new NoC-based architectures must respond to highly demanding applications such as image segmentation and classification by taking advantage of new topologies (multiple layers, 3D...) and new technologies, such as RERAM.

1430	GRAMARCH: A GPU-ReRAM based Heterogeneous
	Architecture for Neural Image Segmentation
	Biresh Kumar Joardar <sup>1</sup> , Nitthilan Kannappan Jayakodi <sup>1</sup> , Jana
	Doppa <sup>1</sup> , Partha Pratim Pande <sup>1</sup> , Hai (Helen) Li <sup>2,3</sup> and Krishnendu
	Chakrabarty <sup>3</sup>
	<sup>1</sup> Washington State University, US; <sup>2</sup> TU Munich, DE; <sup>3</sup> Duke University, US
1500	An approximate multiplane network-on-chip
	Ling Wang <sup>1</sup> , Xiaohang Wang <sup>2</sup> and Yadong Wang <sup>1</sup>
	<sup>1</sup> Harbin Institute of Technology, CN; <sup>2</sup> South China University of Technology, CN
1530	Shenjing: A low power reconfigurable neuromorphic accelerator
	with partial-sum and spike networks-on-chip
	Bo Wang, Jun Zhou, Weng-Fai Wong and Li-Shiuan Peh
	National University of Singapore, SG
IPs	IP1-17

1600 Exhibition and Coffee Break

10 11 12 TUE WED THU

FR 13

## **TECHNICAL SESSIONS – TUESDAY**

3.7	AUGMENTED AND ASSISTED LIVING: A REALITY BERLIOZ 1430 - 1600
	Chair: Graziano Pravadelli, Università di Verona, IT
	Co-Chair: Vassilis Pavlidis, Aristotle University of Thessaloniki, GR
	Novel solutions for healthcare and ambient assistant living:
	innovative brain-computer interfaces, novel cancer prediction
	systems and energy-efficient ECG and wearable systems.
1430	Compressing Subject-Specific Brain-Computer Interface Models
	into One Model by Superposition in Hyperdimensional Space
	Michael Hersche, Philipp Rupp, Luca Benini and Abbas Rahimi
	ETH Zurich, CH
1500	A novel FPGA-based system for Tumor Growth Prediction
	Konstantinos Malavazos <sup>1</sup> , Maria Papadogiorgaki <sup>1</sup> , Pavlos
	Malakonakis <sup>1</sup> and Yannis Papaefstathiou <sup>2</sup>
	<sup>1</sup> TU Crete, GR; <sup>2</sup> Aristotle University of Thessaloniki, GR
1530	An Event-Based System for Low-Power ECG QRS Complex
	Detection
	Silvio Zanoli <sup>1</sup> , Tomas Teijeiro <sup>1</sup> , Fabio Montagna <sup>2</sup> and David
	Atienza <sup>1</sup>
	<sup>1</sup> EPFL, CH; <sup>2</sup> Università di Bologna, IT
1545	Semi-Autonomous Personal Care Robots Interface driven by
	EEG Signals Digitization
	Giovanni Mezzina and Daniela De Venuto
	Politecnico di Bari, IT
IPs	IP1-18, IP1-19

1600 Exhibition and Coffee Break

#### 3.8 SOLUTIONS FOR AI ON CHIP USING NEUROMORPHIC HARDWARE, FOR AI FROM EDGE TO CLOUD AND FOR POWER-EFFICIENCY EXHIBITION THEATRE 1430 – 1615

Organiser: Jürgen Haase, edacentrum, DE

At DATE 2020 Exhibition Theatre leading experts provide attendees with their advice on the latest technologies in the field, covering applications as well as solutions for the design process. In this session Intel and Andes Technology will cover the implementation of AI highlighting neuromorphic hardware, RISC-V and AI from edge to cloud. Dolphin Design will show how to speed up the design of the required power-efficient SoC.

#### Al on Chip: Perception, Learning, and Control in Neuromorphic Hardware

#### Yulia Sandamirskaya

Neuromorphic Computing Lab, Intel Labs, DE

Today, Artificial Intelligent systems are dominated by deep neuronal networks that learn to solve tasks from data. The DNNs have replaced computer vision architectures with hand-crafted features and have revolutionised data and signal processing. In order to train and run DNN architectures efficiently, specialised hardware accelerators are developed. One type of these accelerators is neuromorphic hardware, originally developed to emulate behaviour of biological neurons using electrical circuits. Modern neuromorphic devices such as Intel's Loihi research chip directly execute spiking neuronal networks and often include plasticity — the ability of network connections to change on the fly based on local activity in the network. This hardware promises a new computing framework that goes beyond deep learning. These new computing framework features ultrafast event-based inference and one-shot learning — key capabilities to deploy DNNs in low-latency applications in dynamic environments. This talk will show how neuromorphic hardware can be used to solve robotic tasks.

#### 1500

1530

#### Al from Edge to Cloud: Leveraging RISC-V with DSP, Vector and Custom Instructions

#### Charlie Su

#### Andes Technology Corporation, TW

**TECHNICAL SESSIONS – TUESDAY** 

In this talk, Andes Technology will present RISC-V processors for applications ranging from very compact, low power cores used in Sensors to mid-ranged cores in running protocol stacks and doing high-speed control, and number-crunching cores to process high-volume data in parallel. Those highly-configurable AndesCores™ with extensibility and modularity inherited from RISC-V allow designers to use one ISA for all of the workloads. They are also adopted by AI SoC's with applications from edge to cloud. We will provide an overview of the RISC-V DSP extension for low-data volume workloads like Keyword Spotting and Face detection with low power. For higher data throughput applications, we will introduce the industry-first commercial RISC-V Vector Processor solution and how it can be used to speed up compute-intensive applications. Last but not least, one of RISC-V's strength is to allow well-defined custom instruction extensions to fulfill Domain Specific Acceleration (DSA) without breaking ISA compatibility. In the end, we will also cover Andes Custom Extensions™, an automation framework to bring DSA capability to the hands of every designer instead of limiting it to just CPU experts.

#### PMU design in weeks, not months: the need for SPEED

#### Pierre Gazull

#### Dolphin Design, FR

Energy-efficiency has now replaced low-power as one of the biggest challenges that the semiconductor industry is facing. All vertical market segments are calling for more power-efficient applications, driven by a global need to reduce our environmental footprint and make the best use of energy sources. The emergence of smart cities, smart homes and smart buildings, enabled by billions of battery-operated IoT devices connected to data centers, will force the semiconductor industry to adopt disruptive approaches to improve the energy-efficiency of both edge and cloud devices.

When it comes to IC design, the traditional approaches for power reduction were mainly driven by Moore's law and are now suffering from its slowdown, pushing SoC design teams to use more and more advanced SoC architecture and complex design techniques to overcome the fact that technology scaling is not

52

## **TECHNICAL SESSIONS - TUESDAY**

sufficient anymore. As a consequence, the SoC complexity required to demonstrate the best energy-efficiency figures results in longer design cycles, higher development costs and additional risks.

Leveraging its SPEED Platform that reduces the PMU design time from months to weeks, Dolphin Design provides a turnkey solution to speed-up and secure the design of advanced power management solutions from SoC architecture to implementation. Energy-efficiency and low power designs are part of Dolphin's DNA since its inception. In this presentation we will present how we work hand-in-hand with our customers to simplify the design of power-efficient SoC, allowing them to focus on their core competencies and added value.

1600 Exhibition and Coffee Break

IP1	INTERACTIVE PRESENTATIONS
	POSTER AREA 1600 - 1630
	Interactive Presentations run simultaneously during a 30-minute slot. Additionally, each IP paper is briefly introduced in a
	one-minute presentation in a corresponding regular session
IP1-1	DynUnlock: Unlocking Scan Chains Obfuscated using Dynamic
	Keys
	Nimisha Limaye <sup>1</sup> and Ozgur Sinanoglu <sup>2</sup>
	<sup>1</sup> New York University, US; <sup>2</sup> New York University Abu Dhabi, AE
IP1-2	CMOS Implementation of Switching Lattices
	Ismail Cevik, Levent Aksoy and Mustafa Altun
	Istanbul TU, TR
IP1-3	A Timing Uncertainty-Aware Clock Tree Topology Generation
	Algorithm for Single Flux Quantum Circuits
	Soheil Nazar Shahsavani, Bo Zhang and Massoud Pedram
	University of Southern California, US
IP1-4	Symmetry-based A/M-S BIST (SymBIST): Demonstration on a
	SAR ADC IP
	Antonios Pavlidis <sup>1</sup> , Marie-Minerve Louerat <sup>1</sup> , Eric Faehn <sup>2</sup> , Anand
	Kumar <sup>3</sup> and Haralampos-G. Stratigopoulos <sup>1</sup>
	<sup>1</sup> Sorbonne Université, CNRS, LIP6, FR; <sup>2</sup> STMicroelectronics, FR;
	<sup>3</sup> STMicroelectronics, IN
IP1-5	Range Controlled Floating-Gate Transistors: A Unified Solution
	for Unlocking and Calibrating Analog ICs
	Sai Govinda Rao Nimmalapudi, Georgios Volanis, Yichuan Lu,
	Angelos Antonopoulos, Andrew Marshall and Yiorgos Makris
	University of Texas at Dallas, US
IP1-6	Testing Through Silicon Vias in Power Distribution Network of
	3D-IC with Manufacturing Variability Cancellation
	Koutaro Hachiya <sup>1</sup> and Atsushi Kurokawa <sup>2</sup>
	<sup>1</sup> Teikyo Heisei University, JP; <sup>2</sup> Hirosaki University, JP
IP1-7	TFApprox: Towards a Fast Emulation of DNN Approximate
	Hardware Accelerators on GPU
	Filip Vaverka, Vojtech Mrazek, <b>Zdenek Vasicek</b> and Lukas
	Sekanina
	Brno University of Technology, CZ

## **TECHNICAL SESSIONS - TUESDAY**

IP1-8	Binary Linear ECCs Optimized for Bit Inversion in Memories with Asymmetric Error Probabilities
	Valentin Gherman, Samuel Evain and Bastien Giraud
IP1-9	CEA, FR BeLDPC: Bit Errors Aware Adaptive Rate LDPC Codes for 3D
	TLC NAND Flash Memory
	Meng Zhang, Fei Wu, Qin Yu, Weihua Liu, Lanlan Cui, Yahui
	Zhao and Changsheng Xie
	Huazhong University of Science & Technology, CN
IP1-10	Poisoning the (Data) Well in ML-based CAD: A Case Study of
	Hiding Lithographic Hotspots
	Kang Liu, Benjamin Tan, Ramesh Karri and Siddharth Garg
ID1 11	New York University, US
151-11	Attack Vulnerabilities in Hardware
	Milind Srivastava <sup>1</sup> Pataniali Slosk <sup>1</sup> Indrani Rov <sup>1</sup> Chester
	Rebeiro <sup>1</sup> , Aritra Hazra <sup>2</sup> and Swarup Bhunia <sup>3</sup>
	<sup>1</sup> IIT Madras, IN; <sup>2</sup> IIT Kharagpur, IN; <sup>3</sup> University of Florida, US
IP1-12	Formal Synthesis of Monitoring and Detection Systems for
	Secure CPS Implementations
	Ipsita Koley <sup>1</sup> , Saurav Kumar Ghosh <sup>1</sup> , Dey Soumyajit <sup>1</sup> , Debdeep
	Mukhopadhyay <sup>1</sup> , Amogh Kashyap K N <sup>2</sup> , Sachin Kumar Singh <sup>2</sup> ,
	Lavanya Lokesh <sup>2</sup> , Jithin Nalu Purakkal <sup>2</sup> and Nishant Sinha <sup>2</sup>
	'III Kharagpur, IN; 'Robert Bosch Engineering and Business Solutions
IP1-13	ASCELLA: Accelerating Sparse Computation by Enabling
	Stream Accesses to Memory
	Bahar Asgari, Ramyad Hadidi and Hyesoon Kim
	Georgia Tech, US
IP1-14	Acceleration of probabilistic reasoning through custom
	processor architecture
	Nimish Shah, Laura I. Galindez Olascoaga, Wannes Meert and
	Marian Verhelst
ID1-15	KU Leuven, BE
IF 1-15	Sharing Multiple Resources
	Shavan Tabatabaei Nikkhah, Marc Geilen, Dip Goswami and
	Kees Goossens
	Eindhoven University of Technology, NL
IP1-16	Scaling Up the Memory Interference Analysis for Hard Real-
	Time Many-Core Systems
	Matheus Schuh <sup>1</sup> , Maximilien Dupont de Dinechin <sup>2</sup> , Matthieu
	Moy <sup>3</sup> and Claire Maiza <sup>4</sup>
	Verimag/ Kairay, FR; ZENS Paris/ ENS Lyon/LIP, FR; ZENS Lyon/ LIP, FR;
IP1-17	Lightweight Anonymous Bouting in NoC based SoCs
	Subodha Charles, Megan Logan and Prabhat Mishra
	University of Florida, US
IP1-18	A Non-invasive Wearable Bioimpedance System to Wirelessly
	Monitor Bladder Filling
	Markus Reichmuth, Simone Schuerle and Michele Magno
	ETH Zurich, CH

10 11 12 TUE WED THU

FRI 13

## **TECHNICAL SESSIONS - TUESDAY**

IP1-19	InfiniWolf: Energy Efficient Smart Bracelet for Edge Computing with Dual Source Energy Harvesting Michele Magno <sup>1</sup> , Xiaying Wang <sup>1</sup> , Manuel Eggimann <sup>1</sup> , Lukas Cavigelli <sup>1</sup> and Luca Benini <sup>2</sup> <sup>1</sup> ETH Zurich, CH; <sup>2</sup> Università di Bologna, IT	1700 1730
4.1	HARDWARE-ENABLED SECURITY AMPHITHÉÂTRE JEAN PROUVE 1700 - 1830 Chair: Cedric Marchand, Ecole Centrale de Lyon, FR This session covers solutions in hardware-based design to improve security. The papers in the session propose a NTT (Number Theoretic Transform) technique enabling faster poly-	1800
	nomial multiplication, a reliable key-PUF for key generation, and a runtime circuit de obfuscating solution. Post-Quantum crupto-	IPs
1700	graphy and new attacks will be discussed along this session. A Flexible and Scalable NTT Hardware: Applications from Homomorphically Encrypted Deep Learning to Post-Quantum	1830
	Ahmet Can Mert <sup>1</sup> , Emre Karabulut <sup>2</sup> , Erdinc Ozturk <sup>1</sup> , Erkay Savas <sup>1</sup> , Michela Becchi <sup>2</sup> and Aydin Aysu <sup>2</sup>	4.3
1730	<ul> <li>Sabanci University, TR; *North Carolina State University, US</li> <li>Reliable and Lightweight PUF-based Key Generation using</li> <li>Various Index Voting Architecture</li> <li>Jeong-Hyeon Kim<sup>1</sup>, Ho-Jun Jo<sup>1</sup>, Kyung-kuk Jo<sup>1</sup>, Sunghee Cho<sup>1</sup>,</li> <li>Jaeyong Chung<sup>2</sup> and Joon-Sung Yang<sup>1</sup></li> </ul>	
1800	<sup>1</sup> Sungkyunkwan University, KR; <sup>2</sup> Incheon National University, KR Estimating the Circuit De-obfuscation Runtime based on Graph Deep Learning Zhiqian Chen <sup>1</sup> , Gaurav Kolhe <sup>2</sup> , Setareh Rafatirad <sup>2</sup> , Chang-Tien Lu <sup>1</sup> , Sai Manoj Pudukotai Dinakarrao <sup>2</sup> , Houman Homayoun <sup>2</sup> and Liang Zhao <sup>2</sup>	1700
IPs	<sup>1</sup> Virginia Tech, US; <sup>2</sup> George Mason University, US IP2-1 IP2-2	
1830	Exhibition Reception in Exhibition Area	1730
4 2	TIMING IN SYSTEM I EVEL MODELING AND	

56

## SIMULATION

```
Chair:
```

Jorn Janneck, Lund University, SE Co-Chair: Gianluca Palermo, Politecnico di Milano, IT

Given the importance of time in specifying and modeling systems, this session presents three contributions at different levels of abstraction, from transaction-level to system level. While the first two contributions attempt to give fast and accurate simulation models for DRAM memories and analog mixed systems, the last one models uncertainties at higher-level for reasoning and formal verification purpose.

## **TECHNICAL SESSIONS - TUESDAY**

1700	Fast and Accurate DRAM Simulation: Can we Further Accelerate it?
	Johannes Feldmann <sup>1</sup> , <b>Matthias Jung</b> <sup>2</sup> , Kira Kraft <sup>1</sup> , Lukas Steiner <sup>1</sup> and Norbert Wehn <sup>1</sup>
	<sup>1</sup> TU Kaiserslautern, DE; <sup>2</sup> Fraunhofer IESE, DE
1730	Accurate and Efficient Continuous Time and Discrete Events
	Simulation in SystemC
	Breytner Fernandez-Mesa, Liliana Andrade and Frédéric Pétrot
	TIMA Lab Université Grenoble Alpes, FR
1800	Modeling and Verifying Uncertainty-Aware TimingBehaviors
	using Parametric Logical Time Constraint
	Fei Gao <sup>1</sup> , Mallet Frederic <sup>2</sup> , Min Zhang <sup>1</sup> and Mingsong Chen <sup>1</sup>
	<sup>1</sup> East China Normal University, CN; <sup>2</sup> Université Côte d'Azur, CNRS, Inria,
	I3S, Nice, FR
IPs	IP2-3, IP2-4
1830	Exhibition Reception in Exhibition Area
43	EU PROJECTS ON NANOELECTRONICS WITH CMOS
	AND ALTERNATIVE TECHNOLOGIES
	AUTRANS 1700 - 1830
	Chair: Dimitris Gizopoulos. University of Athens, GR
	Co-Chair: George Karakonstantis, Queen's University Belfast, GB
	This session presents the results of three European Projects in

inis session presents the results of three European Projects in different stages of execution covering the development of a complete synthesis and optimization methodology for nano-crossbar arrays; the reliability, security, and associated EDA tools for nanoelectronic systems, and the exploitation of STT-MTJ technologies for heterogeneous function implementation.

#### Nano-Crossbar based Computing: Lessons Learned and Future Directions

Mustafa Altun1, Ismail Cevik1, Ahmet Erten1, Osman Eksik1, Mircea Stan<sup>2</sup> and Csaba Moritz<sup>3</sup>

<sup>1</sup>Istanbul TU, TR; <sup>2</sup>University of Virginia, US; <sup>3</sup>University of Massachusetts Amherst, US

#### RESCUE: Interdependent Challenges of Reliability, Security and Quality in Nanoelectronic Systems

Maksim Jenihhin1, Said Hamdioui2, Matteo Sonza Reorda3, Milos Krstic<sup>4</sup>, Peter Langendoerfer<sup>4</sup>, Christian Sauer<sup>5</sup>, Anton Klotz<sup>5</sup>, Michael Huebner<sup>6</sup>, Joerg Nolte<sup>6</sup>, H.T. Vierhaus<sup>6</sup>, Georgios Selimis7, Dan Alexandrescu8, Mottagiallah Taouil2, Geert-Jan Schrijen7, Luca Sterpone3, Giovanni Squillero3, Zoya Dyka4 and Jaan Raik<sup>1</sup>

<sup>1</sup>Tallinn University of Technology, EE; <sup>2</sup>TU Delft, NL; <sup>3</sup>Politecnico di Torino, IT; <sup>4</sup>Leibniz-Institut für innovative Mikroelektronik, DE; <sup>5</sup>Cadence Design Systems, DE; <sup>6</sup>BTU Cottbus-Senftenberg, DE; <sup>7</sup>Intrinsic-ID, NL; <sup>8</sup>IROC Technologies, FR

1700 - 1830

**CHAMROUSSE** 

## TECHNICAL SESSIONS – TUESDAY

1800	A Universal Spintronic Technology based on Multifunctional Standardized Stack	4.5	ADAPTATION AND OPTIMIZATION FOR REAL-TIME
	Mehdi Tahoori <sup>1</sup> Sarath Mohanachandran Nair <sup>1</sup> Baiendra Bishnoi <sup>2</sup>		BAYARD 1700 - 1830
	Lionel Torres <sup>3</sup> Guillaume Partigeon <sup>4</sup> Gregory DiPendina <sup>5</sup> and		Chair: Wanli Chang University of York GB
	Guillaume Prenat <sup>5</sup>		Co-Chair: Emmanuel Grolleau ENSMA EB
	<sup>1</sup> Karlsruhe Institute of Technology DE <sup>2</sup> TH Delft NL <sup>3</sup> Iniversité de		This session presents povel techniques for systems requiring
	Montpellier ER: 41 IRMM ER: 5Spinter ER		adaptations. The papers in this session are including monitor-
			ing techniques to increase reactivity considering weakly-bard
1830	Exhibition Reception in Exhibition Area		constraints, extending previous cache persistence analyses from
			one core to several cores, and modeling data chains while laten-
			cy bounds are ensured.
		1700	Reliable and Energy-Aware Fixed-Priority (m.k)-Deadlines
4.4	SOME RUN IT HOT, OTHERS DO NOT		Enforcement with Standby-Sparing
	STENDHAL 1700 - 1830		Linwei Niu <sup>1</sup> and Dakai Zhu <sup>2</sup>
	Chair: Pascal Vivet, CEA-Leti, FR		<sup>1</sup> West Virginia State University, US; <sup>2</sup> University of Texas at San Antonio, US
	Co-Chair: Daniele J. Pagliari, Politecnico di Torino, IT	1730	Period Adaptation for Continuous Security Monitoring in
	Temperature management is a must-have in modern computing		Multicore Real-Time Systems
	systems. The session presents a set of techniques for smart		Monowar Hasan <sup>1</sup> , Sibin Mohan <sup>1</sup> , Rodolfo Pellizzoni <sup>22</sup> and Rakesh
	cooling systems, both active and pro-active, and thermal control		Bobba <sup>3</sup>
	policies. The techniques presented are vertically applied to dif-		<sup>1</sup> University of Illinois at Urbana-Champaign (UIUC), US; <sup>2</sup> University of
	ferent components, such as computing and communication		Waterloo, CA; <sup>3</sup> Oregon State University, US
	sub-systems, and use orthogonal modeling and optimization	1800	Efficient Latency Bound Analysis for Data Chains of Real-Time
	strategies, such as machine-learning.		Tasks in Multiprocessor Systems
1700	A Learning-Based Thermal Simulation Framework for Emerging		Jiankang Ren <sup>1</sup> , Xin He <sup>1</sup> , Junlong Zhou <sup>2</sup> , Hongwei Ge <sup>1</sup> , Guowei
	Two-Phase Cooling Technologies		Wu <sup>1</sup> and Guozhen Tan <sup>1</sup>
	Zihao Yuan <sup>1</sup> , Geoffrey Vaartstra <sup>2</sup> , Prachi Shukla <sup>1</sup> , Zhengmao		<sup>1</sup> Dalian University of Technology, CN; <sup>2</sup> Nanjing University of Science and
	Lu <sup>2</sup> , Evelyn Wang <sup>2</sup> , Sherief Reda <sup>3</sup> and Ayse Coskun <sup>1</sup>		Technology, CN
	<sup>1</sup> Boston University, US; <sup>2</sup> Massachusetts Institute of Technology, US;	1815	Cache Persistence-Aware Memory Bus Contention Analysis for
	<sup>3</sup> Brown University, US		Multicore Systems
1730	Lightweight Thermal Monitoring in Optical Networks-on-Chip		Syed Aftab Rashid, Geoffrey Nelissen and Eduardo Tovar
	via Router Reuse		Polytechnic Institute of Porto, PT
	Mengquan Li <sup>1</sup> , Jun Zhou <sup>2</sup> and Weichen Liu <sup>2</sup>	IPs	IP2-7
	<sup>1</sup> Nanyang Technological University, CN; <sup>2</sup> Nanyang Technological University, SG		
1800	A Spectral Approach to Scalable Vectorless Thermal Integrity	1830	Exhibition Reception in Exhibition Area
	Verification		
	Zhiqiang Zhao <sup>1</sup> and Zhuo Feng <sup>2</sup>		
1015	<sup>1</sup> Michigan Technological University, US; <sup>2</sup> Stevens Institute of Technology, US	4.6	ADTICIONAL INTELLIGENCE AND SEQUEE OVOTEMO
1815	Dynamic Thermal Management with Proactive Fan Speed	4.6	ARTIFICIAL INTELLIGENCE AND SECURE SYSTEMS
	Control Through Reinforcement Learning		AUTRANS 1700 - 1830
	Arman Irantar', Federico Terraneo <sup>2</sup> , Gabor Csordas', Marina		Chair: Annelle Heuser, Université de Rennes, Inria, CINRS, FR
	Zapater', vvilliam Fornaciari <sup>2</sup> and David Atlenza		Co-Chair: Illa Pollan, University of Stuttgart, DE
IDe			the context of coordinate systems. The presented papers cover on
IFS	IF2-3, IF2-0		avtencion of a tructed avagution environment to accurate run
1020	Exhibition Recontion in Exhibition Area		extension of a trasted execution environment to securely fun
1030	Exhibition neception in Exhibition Area		logic looking countermassures, and an investigation of arise of
			fects on the success rate of machine learning modelling attacks
		1700	A Particle Swarm Ontimization Guided Approximate Key Search
		1700	Attack on Logic Locking In The Absence of Scan Access
			Raiit Karmakar and Santanu Chattopadhyay
			· · · · · · · · · · · · · · · · · · ·

THU

10 TUE

VED THU

FRI 13

IIT Kharagpur, IN

**TECHNICAL SESSIONS – TUESDAY** 

## **TECHNICAL SESSIONS – TUESDAY**

#### 1730 Effect of Aging on PUF Modeling Attacks based on Power Side-Channel Observations Trevor Kroeger<sup>1</sup>, Wei Cheng<sup>2</sup>, Jean Luc Danger<sup>2</sup>, Sylvain Guillev<sup>3</sup> and Naghmeh Karimi<sup>1</sup> <sup>1</sup>University of Maryland Baltimore County, US; <sup>2</sup>Télécom ParisTech, FR; 3Secure-IC, FR 1800 Offline Model Guard: Secure and Private ML on Mobile Devices Sebastian P. Bayerl<sup>1</sup>, Tommaso Frassetto<sup>2</sup>, Patrick Jauernig<sup>2</sup>, Korbinian Riedhammer<sup>1</sup>, Ahmad-Reza Sadeghi<sup>2</sup>, Thomas Schneider<sup>2</sup>, Emmanuel Stapf<sup>2</sup> and Christian Weinert<sup>2</sup> <sup>1</sup>TH Nürnberg, DE; <sup>2</sup>TU Darmstadt, DE

1830 Exhibition Reception in Exhibition Area

#### 4.7 FUTURE COMPUTING FABRICS: SECURITY AND **DESIGN INTEGRATION** BERLIOZ

1	700	- 1	830
---	-----	-----	-----

Chair: Elena Gnani, Università di Bologna, IT

Co-Chair: Gage Hills, Massachusetts Institute of Technology, US Emerging technologies always promise to achieve computational and resource-efficiency. This session addresses various aspects of efficiency in the context of security and future computing fabrics: a unique challenge at the intersection of hardware security and machine learning, fully front-end compatible CAD frameworks to enable access to floating-gate memristive devices, and current recycling in superconducting circuits.

1700 Security Enhancement for RRAM Computing System through **Obfuscating Crossbar Row Connections** 

> Minhui Zou<sup>1</sup>, Zhenhua Zhu<sup>2</sup>, Yi Cai<sup>2</sup>, Junlong Zhou<sup>1</sup>, Chengliang Wang<sup>3</sup> and Yu Wang<sup>2</sup>

> <sup>1</sup>Nanjing University of Science and Technology, CN; <sup>2</sup>Tsinghua University, CN; <sup>3</sup>Chongging University, CN

1730 Modeling a Floating-Gate Memristive Device for Computer Aided Design of Neuromorphic Computing

> Loai Danial<sup>1</sup>, Vasu Gupta<sup>2</sup>, Evgeny Pikhay<sup>3</sup>, Yakov Roizin<sup>3</sup> and Shahar Kvatinsky<sup>1</sup>

<sup>1</sup>Technion, IL; <sup>2</sup>Technion, IN; <sup>3</sup>TowerJazz, IL

1800 Ground plane partitioning for current recycling of superconducting circuits

> Naveen Kumar Katam, Bo Zhang and Massoud Pedram University of Southern California, US

Silicon Photonic Microring Resonators: Design Optimization **Under Fabrication Non-Uniformity** Asif Mirza, Febin Sunny, Sudeep Pasricha and Mahdi Nikdast

Colorado State University, US IP2-8, IP2-9

Exhibition Reception in Exhibition Area

## **TECHNICAL SESSIONS – TUESDAY**

#### 4.8 SOLUTIONS FOR SIP IMPLEMENTATION, IN-SYSTEM **TEST AND NOC/SOC TEST** EXHIBITION THEATRE 1700 - 1830

#### Organiser: Jürgen Haase, edacentrum, DE

At DATE 2020 Exhibition Theatre leading experts provide attendees with their advice on the latest technologies in the field, covering applications as well as solutions for the design process. In this session Mentor, a Siemens Business, ATOS and Zuken will cover in-system test for automotive, test of scalable NoC/ SoC and a co-design environment for SiP implementation.

#### Implementing an Automotive In-System Test Solution

## Kan Thapar

Mentor, a Siemens Business, GB

Ensuring vehicle electronics reliability levels as mandated by the ISO 26262 standard requires periodic testing during functional operation. The Tessent MissionMode architecture provides system-level access to all on-chip test resources for key-on, key-off and runtime testing. This presentation will walk through the flow for implementing a chip-level architecture incorporating the MissionMode solution integrated with both logic BIST and Memory BIST capabilities.

Scalable NoC, SoC and associated Testbench generation using

#### 1730

1700

### Defacto STAR

Laurent Marliac

#### ATOS, FR

As part of the Mont Blanc 2020, European scalable, modular and power efficient HPC processor, ATOS designs and implement a NoC which includes NoC Xpoints, Protocol agents and system cache.

Our Network on Chip (NoC) is based on basic Xpoint modules which are connected to each other to make a scalable NoC. Each Xpoint module has:

- ▶ 4 internal CHI Interface (1 per direction) where all the Xpoint modules are connected to
- > 2 End Points CHI Interface which are the entry/exit points of IPs on the System on Chip (Soc)

A CHI interface contains 4 channels interfaces: Request, Data. Snoop and Response. Each channel is fully configurable in each direction and is implemented with Configurable System Verilog Interface. This makes a lot of parameters to handle as we plan to implement an 8x8 NoC which includes 64 Xpoint modules with corresponding parameters set accordingly.

Defacto STAR tool is used to efficiently:

- instantiate all the Xpoint modules with corresponding parameters
- connect all the channels with corresponding System Verilog Interface
- connect the Error, status and configuration interfaces
- connect Protocol Agent on End Point interface (internally)
- create NoC entity.

1815

IPs

1830

10 TUE

11 12 WED THU

## **TECHNICAL SESSIONS - TUESDAY**

## **TECHNICAL SESSIONS – WEDNESDAY**

The main benefits to choose Defacto STAR is 5.1		SPECIAL DAY ON "EMBEDDED AI": TUTORIAL		
NoC configuration change and RTL generation in 15 s		OVERVIEWS		
No need to develop our own tools		AMPHITHÉÂTRE JEAN PROUVE 0830 - 1000		
NoC module will then be integrated at SoC level and connected		Chair: Dmitri Strukov, University of California,		
to IPs delivered by Third-parties. We also use Defacto STAR tool		Santa Barbara, US		
to generate the SoC RTL and associated Testbench.		Co-Chair: Bernabe Linares-Barranco, CSIC, ES		
Quick decision of System In Package implementation for		This session aims to provide a more tutorial overview of hard-		
IoT/5G era		ware AI case studies and some proposed solutions, problems,		
Iyad Rayane		and challenges.		
Zuken, FR	0830	Neural Networks circuits based on resistive memories		
The increasing complexity of system on chips (SoCs) combined		Carlo Reita		
with a new generation of designs that combine multiple chips		CEA, FR		
in a single package (Sip) is creating new challenges in the de-	0915	Exploiting activation sparsity in DRAM-based scalable CNN and		
sign of IC packages, printed circuit boards (PCBs) and integrated		RNN accelerators		
circuits (ICs). The process typically involves three independent		Tobi Delbrück		
design processes - chip, package and PCB - carried out with		ETH Zurich, CH		
point tools whose interface requires time-consuming manual				
processes that are error-prone and limit the potential for reuse.	1000	Exhibition and Coffee Break		

#### 5.2 MACHINE LEARNING APPROACHES TO ANALOG DESIGN

#### CHAMROUSSE 0830 - 1000 Chair: Marie-Minerve Louerat, Sorbonne University Lip6, FR Co-Chair: Sebastien Cliquennois, STMicroelectronics, FR This session presents recent advances in machine learning approaches to support the design of analog and mixed-signal circuits. Techniques such as reinforced learning and convolutional networks are employed to address circuit and layout optimization. The presented techniques have a great potential for seeding innovative solutions to face current and future challenges in this field. AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs

	Keertana Settaluri, Ameer Haj-Ali, Qijing Huang, Kourosh					
	Hakhamaneshi and Borivoje Nikolic					
	University of California, Berkeley, US					
0900	Towards Decrypting the Art of Analog Layout: Placement					
	Quality Prediction via Transfer Learning					
	Mingjie Liu, Keren Zhu, Jiaqi Gu, Linxiao Shen, Xiyuan Tang,					
	Nan Sun and David Z. Pan					
	University of Texas at Austin, US					
0930	Design of Multi-Output Switched-Capacitor Voltage Regulator					
	via Machine Learning					
	Zhiyuan Zhou, Syrine Belakaria, Aryan Deshwal, Wookpyo Hong,					
	Jana Doppa, Partha Pratim Pande and Deukhyoun Heo					
	Washington State University, US					
IPs	IP2-10, IP2-11					
1000	Exhibition and Coffee Break					

62

0830

#### IoT/5G era Iyad Rayane

#### Zuken, FR

The increasing complexity of system on chips (SoCs) comb with a new generation of designs that combine multiple c in a single package (Sip) is creating new challenges in the sign of IC packages, printed circuit boards (PCBs) and integra circuits (ICs). The process typically involves three independent design processes - chip, package and PCB - carried out point tools whose interface requires time-consuming ma processes that are error-prone and limit the potential for reuse. This challenge is being addressed by a new integrated 3D chip/ package/board co-design environment that makes it possible to take quick decision of the best SiP implementation by considering the system-level impact of each design decision, especially for optimizing. The new co-design approach enables netlist management to follow up design modification including die partitioning and seamless electrical characteristic verification during the design. The end result is higher performance and improved guality for smart systems, MEMS and IoT applications.

1830 Exhibition Reception in Exhibition Area

## **TECHNICAL SESSIONS – WEDNESDAY**

#### 5.3 SPECIAL SESSION: SECURE COMPOSITION OF HARDWARE SYSTEMS 0830 - 1000 **AUTRANS**

Chair: Ilia Polian, University of Stuttgart, DE Co-Chair: Francesco Regazzoni, ALaRI, CH

Today's electronic systems consist of mixtures of programmable, reconfigurable, and application- specific hardware components, tied together by tremendously complex software. At the same time, systems are increasingly integrated such that a sub-system that was traditionally regarded "harm-less" (car's entertainment system) finds itself tightly coupled with safety-critical sub-systems (driving assistance) and security-sensitive sub-systems such as online payment and others. Moreover, a system's hardware components are now often directly accessible to the end users and thus vulnerable to physical attacks. The goal of this hot-topic session is to establish a common understanding of principles and techniques that can facilitate composition and integration of hardware systems and achieve security guarantees. Theoretical foundations of secure composition are currently limited to software systems, and unique security challenges arise when a real system, composed of a range of hardware components with different owners and trust assumptions is put together. Physical and side-channel attacks add another level of complexity to the problem of secure composition. Moreover, practical hardware systems include software stacks of tremendous size and complexity, and hardware- software interaction can create new security challenges. This hot-topic session will consider secure composition both from a purely hardware-centric and from a hardware-software perspective in a more complex system. It will also target composition of countermeasures against hardware-centric attacks and against software-driven attacks on hardware. It brings together researchers and industry practitioners who deal with secure composition: securityoriented electronic design automation; secure architectures of automotive hardware-software systems; and advanced attack scenarios against complexed hardware systems.

#### Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA

Johann Knechtel<sup>1</sup>, Elif Bilge Kavun<sup>2</sup>, Francesco Regazzoni<sup>3</sup>, Annelie Heuser<sup>4</sup>, Anupam Chattopadhyay<sup>5</sup>, Debdeep Mukhopadhyay<sup>6</sup>, Dey Soumyajit<sup>6</sup>, Yunsi Fei<sup>7</sup>, Yaacov Belenky<sup>8</sup>, Itamar Levi<sup>9</sup>, Tim Güneysu<sup>10</sup>, Patrick Schaumont<sup>11</sup> and Ilia Polian<sup>12</sup>

1New York University Abu Dhabi, AE; 2University of Sheffield, GB; 3ALaRI, CH: <sup>4</sup>Université de Rennes/ Inria/ CNRS/ IRISA, FR: <sup>5</sup>Nanyang Technological University, SG: 6IIT Kharagpur, IN: 7Northeastern University, US: 8Intel, IL: <sup>9</sup>Bar-Ilan University, IL; <sup>10</sup>Ruhr-University Bochum, DE; <sup>11</sup>Virginia Tech, US; 12University of Stuttgart, DE

#### Attacker Modeling on Composed Systems

Tobias Basic, Jan Müller, Pierre Schnarz and Marc Stoettinger Continental AG, DE

## **TECHNICAL SESSIONS – WEDNESDAY**

0915	Pitfalls in Machine Learning-based Adversary Modeling for Hardware Systems
	Fatemeh Ganji <sup>1</sup> , Sarah Amir <sup>1</sup> , Shahin Tajik <sup>1</sup> , Jean-Pierre Seifert <sup>2</sup>
	and Domenic Forte <sup>1</sup>
	<sup>1</sup> University of Florida, US; <sup>2</sup> TU Berlin, DE
0935	Using Universal Composition to Design and Analyze Secure
	Complex Hardware Systems
	Ran Canetti <sup>1</sup> , Marten van Dijk <sup>2</sup> , Hoda Maleki <sup>3</sup> , Ulrich Rührmair <sup>4</sup>
	and Patrick Schaumont <sup>5</sup>
	<sup>1</sup> Boston University, US; <sup>2</sup> University of Connecticut, US; <sup>3</sup> University of
	Augusta, US; <sup>4</sup> TU Munich, DE; <sup>5</sup> Worcester Polytechnic Institute, US
1000	Exhibition and Coffee Break

#### 5.4 NEW FRONTIERS IN FORMAL VERIFICATION FOR HARDWARE **STENDHAL**

#### 0830 - 1000

Alessandro Cimatti, Fondazione Bruno Kessler, IT Chair: Co-Chair: Heinz Riener, EPFL, CH

The session presents several new techniques in hardware verification. The technical papers propose methods for the formal verification of industrial arithmetic circuits and processors, and show how reinforcement learning can be used for verification of shared memory protocols. Two interactive presentations describe how to use high-level synthesis to supply security guarantees and to generate certificates when verifying multipliers.

0830 Gap-free Processor Verification by S<sup>2</sup>QED and Property Generation Keerthikumara Devaraiegowda<sup>1</sup>, Mohammad Rahmani Fadiheh<sup>2</sup>, Eshan Singh<sup>3</sup>, Clark Barrett<sup>3</sup>, Subhasish Mitra<sup>3</sup>, Wolfgang Ecker<sup>1</sup>, Dominik Stoffel<sup>2</sup> and Wolfgang Kunz<sup>2</sup> <sup>1</sup>Infineon Technologies, DE; <sup>2</sup>TU Kaiserslautern, DE; <sup>3</sup>Stanford University, US 0900 SPEAR: Hardware-based Implicit Rewriting for Square-root Verification

Atif Yasin<sup>1</sup>, Tiankai Su<sup>1</sup>, Sebastien Pillement<sup>2</sup> and Maciej Ciesielski<sup>1</sup> <sup>1</sup>University of Massachusetts Amherst, US: <sup>2</sup>University of Nantes, FR 0930 A Reinforcement Learning Approach to Directed Test **Generation for Shared Memory Verification** Nícolas Pfeifer, Bruno V. Zimpel, Gabriel A. G. Andrade and Luiz C. V. dos Santos Federal University of Santa Catarina, BR 0945 Towards Formal Verification of Optimized and Industrial Multipliers Alireza Mahzoon<sup>1</sup>, Daniel Grosse<sup>1,2</sup>, Christoph Scholl<sup>3</sup> and Rolf Drechsler<sup>1,2</sup> <sup>1</sup>University of Bremen, DE; <sup>2</sup>DFKI, DE; <sup>3</sup>University of Freiburg, DE IPs IP2-12, IP2-13 1000 Exhibition and Coffee Break

0855

## **TECHNICAL SESSIONS – WEDNESDAY**

5.5	MODEL-BASED ANALYSIS AND SECURITY			
	BAYARD 0830 - 1000			
	Chair: Ylies Falcone, Université Grenoble Alpes and Inria, FR			
	Co-Chair: Todd Austin, University of Michigan, US			
	The session explores the use of state-of-the-art model-based			
	analysis and verification techniques to secure and improve the			
	performance of embedded systems. More specifically, it pres-			
	ents the use of satisfiability modulo theory, runtime monitoring,			
	fuzzing, and model-checking to evaluate how secure is a sys-			
	tem, prevent, and detect attacks.			
0830	Is Register Transfer Level Locking Secure?			
	Chandan Karfa <sup>1</sup> , Ramanuj Chouksey <sup>1</sup> , Christian Pilato <sup>2</sup> , Siddharth			
	Garg <sup>3</sup> and Ramesh Karri <sup>3</sup>			
	<sup>1</sup> IIT Guwahati, IN; <sup>2</sup> Politecnico di Milano, IT; <sup>3</sup> New York University, US			
0900	Design Space Exploration for Model-based Communication			
	Systems			
	Valentina Richthammer, Marcel Rieß, Julian Bestler, Frank			
	Slomka and Michael Glaß			
	University of Ulm, DE			
0930	Statistical Time-based Intrusion Detection in Embedded Systems			
	Nadir Carreon Rascon, Allison Gilbreath and Roman Lysecky			
	University of Arizona, US			
IPs	IP2-14, IP2-15			
1000	Exhibition and Coffee Break			

# 5.6 LOGIC SYNTHESIS TOWARDS FAST, COMPACT, AND SECURE DESIGNS

LESDIGUIÈRES

0830 - 1000

Chair: Valeria Bertacco, University of Michigan, US Co-Chair: Lukas Sekanina, Brno University of Technology, CZ The logic synthesis family is growing. While traditional optimization goals such as area and delay are still very important in todays design automation, new applications require improvement of aspects such as security or power consumption. This session showcases various algorithms addressing both emerging and traditional optimization goals. An algorithm is proposed for cryptographic applications which reduces the multiplicative complexity thereby making designs less vulnerable to attacks. A synthesis method converts flip-flops to latches in a clever way and saves power in this way. Approximation and bi-decomposition techniques are used in an area optimization strategy. Finally, a methodology for design minimization in advanced technology nodes is presented that takes both wire congestion and coupling effects into account.

A Logic Synthesis Toolbox for Reducing the Multiplicative Complexity in Logic Networks

Eleonora Testa<sup>1</sup>, Mathias Soeken<sup>1</sup>, Heinz Riener<sup>1</sup>, Luca Amaru<sup>2</sup> and Giovanni De Micheli<sup>1</sup> <sup>1</sup>EPFL, CH; <sup>2</sup>Synopsys, US

## **TECHNICAL SESSIONS – WEDNESDAY**

0900	Saving Power by Converting Flip-Flop to 3-Phase Latch-Based
	Huimei Cheng, Xi Li, Yichen Gu and Peter Beerel
	University of Southern California, US
0930	Computing the full quotient in bi-decomposition by approximation
	Anna Bernasconi <sup>1</sup> , Valentina Ciriani <sup>2</sup> , Jordi Cortadella <sup>3</sup> and
	Tiziano Villa <sup>4</sup>
	<sup>1</sup> Università di Pisa, IT; <sup>2</sup> Universita' degli Studi di Milano, IT; <sup>3</sup> Universitat
	Politècnica de Catalunya, ES; <sup>4</sup> Università di Verona, IT
0945	MiniDelay: Multi-Strategy Timing-Aware Layer Assignment for
	Advanced Technology Nodes
	Xinghai Zhang <sup>1</sup> , Zhen Zhuang <sup>1</sup> , Genggeng Liu <sup>1</sup> , Xing Huang <sup>2</sup> ,
	Wen-Hao Liu <sup>3</sup> , Wenzhong Guo <sup>1</sup> and Ting-Chi Wang <sup>2</sup>
	<sup>1</sup> Fuzhou University, CN; <sup>2</sup> National Tsing Hua University, TW; <sup>3</sup> Cadence
	Design Systems, US
IPs	IP2-16, IP2-17
1000	Exhibition and Coffee Break

#### 5.7 STOCHASTIC COMPUTING

	BERLIOZ				0830 - 1000
	Chair:	Robert Wille,	Johannes K	epler Univers	ity Linz, AT
	Co-Chair:	Shigeru Yama	ashita, Ritsu	meikan, JP	
	Stochastic	computing us	es random b	itstreams to	reduce compu-
	tational ar	d area costs o	f a general o	lass of Boole	ean operations,
	including	arithmetic ado	dition and r	nultiplication	. This session
	considers application models of	stochastic con ns-perspective, pseudo-rando	mputing fror by present m number ge	n a model-, a ing papers t enerators, to	accuracy-, and hat span from accuracy anal-
	ysis of sto cessing ta	ochastic circui sks.	ts, to novel	applications	for signal pro-
0830	The Hyper	geometric Dis	tribution as a	a More Accu	rate Model for
	Stochastic	Computing			
	Timothy B	aker and John	Hayes		
	University o	f Michigan, US			
0900	Accuracy	Analysis for S	tochastic Cir	cuits with D	-Flip Flop
	Kuncai 7h	ong and Weik:	ang Oian		
	University o	f Michigan-Shan	nhai liao Tono	University CN	N.
0930	Dynamic S	Stochastic Cor	nputing for [	Digital Signal	Processing
	Applicatio	ns			
	Siting Liu	and <b>Jie Han</b>			
	University o	f Alberta, CA			
IPs	IP2-18, IP	2-19, IP2-20			
1000	Exhibition	and Coffee B	reak		

0830

11 WED

5.8	SPECIAL SESSION: HIGH-LEVEL SYNTHESIS FOR AI	IP2	INTERACTIVE PRESENTATIONS
	HARDWARE		POSTER AREA 1000 - 1030
	EXHIBITION THEATRE 0830 - 1000		Interactive Presentations run simultaneously during a 30-minute
	Chair: Massimo Cecchetti, Mentor, A Siemens Business, US		slot. Additionally, each IP paper is briefly introduced in a
	Co-Chair: Astrid Ernst, Mentor, A Siemens Business, US		one-minute presentation in a corresponding regular session
	One of the fastest growing areas of hardware and software de-	IP2-1	Sampling from Discrete Distributions in Combinational
	sign is artificial intelligence (AI)/ machine learning (ML), fueled		Hardware with Application to Post-Quantum Cryptography
	by the demand for more autonomous systems like self-driving		Michael Lyons and Kris Gai
	vehicles and voice recognition for personal assistants. Many of		George Mason University. US
	these algorithms rely on convolutional neural networks (CNNs)	IP2-2	On the performance of Non-Profiled Differential Deep Learning
	to implement deep learning systems. While the concept of con-		Attacks against an AFS encryption algorithm protected using a
	volution is relatively straightforward, the application of CNNs to		Correlated Noise hiding countermeasure
	the ML domain has vielded dozens of different neural network		Amir Alipour <sup>1</sup> , Athanasios Papadimitriou <sup>2</sup> , Vincent Beroulle <sup>1</sup> ,
	approaches. These networks can be executed in software on		Ehsan Aerabi <sup>1</sup> and David Helv <sup>1</sup>
	CPUs/ GPUs, the power requirements for these solutions make		<sup>1</sup> Université Grenoble Alnes, Grenoble INP ESISAB, LCIS, Laboratory, ER:
	them impractical for most inferencing applications, the majority		<sup>2</sup> Université Grenoble Alpes, Grenoble INP ESISAR, ESYNOV, FR
	of which involve portable, low-power devices. To improve the	IP2-3	Fast and Accurate Performance Evaluation for RISC-V using
	power/performance, hardware teams are forming to create ML		Virtual Prototypes
	hardware acceleration blocks. However, the process of taking		Vladimir Herdt <sup>1</sup> , Daniel Grosse <sup>1,2</sup> and Rolf Drechsler <sup>1,2</sup>
	any one of these compute-intensive networks into hardware, es-		<sup>1</sup> University of Bremen, DE: <sup>2</sup> DFKI, DE
	pecially energy-efficient hardware, is a time consuming process	IP2-4	Automated Generation of LTL Specifications For Smart Home
	if the team employs a traditional RTL design flow. Consider all of		IoT Using Natural Language
	these interdependent activities using a traditional flow:		Shiyu Zhang <sup>1</sup> , Juan Zhai <sup>1</sup> , Lei Bu <sup>1</sup> , Mingsong Chen <sup>2</sup> , Linzhang
	Expressing the algorithm correctly in RTL.		Wang <sup>1</sup> and Xuandong Li <sup>1</sup>
	<ul> <li>Choosing the optimal bit-widths for kernel weights and local</li> </ul>		<sup>1</sup> Nanjing University, CN; <sup>2</sup> East China Normal University, CN
	storage to meet the memory budget.	IP2-5	A Heat-Recirculation-Aware VM Placement Strategy for Data
	Designing the microarchitecture to have a low enough latency		Centers
	to be practical for the target application, while determining		Hao Feng <sup>1</sup> , Yuhui Deng <sup>2</sup> and Yi Zhou <sup>3</sup>
	how the accelerator communicates across the system bus		<sup>1</sup> Jinan University, CN; <sup>2</sup> Chinese Academy of Sciences; Jinan University,
	without killing the latency the team just fought for.		CN; <sup>3</sup> Columbus State University, US
	Verifying the algorithm early on and throughout the	IP2-6	Energy Optimization in NCFET-based Processors
	implementation process, especially in the context of the		Sami Salamin <sup>1</sup> , Martin Rapp <sup>1</sup> , Hussam Amrouch <sup>1</sup> , Andreas
	entire system.		Gerstlauer <sup>2</sup> and Joerg Henkel <sup>1</sup>
	<ul> <li>Optimizing for power for mobile devices.</li> </ul>		<sup>1</sup> Karlsruhe Institute of Technology, DE; <sup>2</sup> University of Texas at Austin, US
	<ul> <li>Getting the product to market on time. This domain is in</li> </ul>	IP2-7	Towards a Model-based Multi-Objective Optimization Approach
	desperate need of a productivity-boosting methodology shift		For Safety-Critical Real-Time Systems
	away from an RTL flow.		Soulimane Kamni, Yassine Ouhammou, Antoine Bertout and
0830	Introduction to HLS concepts open-source IP and References		Emmanuel Grolleau
	Designs enabling building AI Acceleration Hardware		LIAS, Université de Poitiers, ISAE-ENSMA, FR
	Mike Fingeroff	IP2-8	Current-Mode Carry-Free Multiplier Design using a Memristor-
	Mentor, A Siemens Business, US		Transistor Crossbar Architecture
0900	Early SOC Performance Verification Using SystemC with NVIDIA		Shengqi Yu <sup>1</sup> , Ahmed Soltan <sup>2</sup> , Rishad Shafik <sup>1</sup> , Thanasin Bunnam <sup>1</sup> ,
	MatchLib and HLS		Domenico Balsamo <sup>1</sup> , Fei Xia <sup>1</sup> and Alex Yakovlev <sup>1</sup>
	Stuart Swan		<sup>1</sup> Newcastle University, GB; <sup>2</sup> Nile University, EG
	Mentor, A Siemens Business, US	IP2-9	n-bit Data Parallel Spin Wave Logic Gate
0930	Customer Case Studies of using HLS for ultra-low power AI		Abdulqader Mahmoud <sup>1</sup> , Frederic Vanderveken <sup>2</sup> , Florin
	Hardware acceleration		Ciubotaru <sup>2</sup> , Christoph Adelmann <sup>2</sup> , Sorin Cotofana <sup>1</sup> and Said
	Ellie Burns		Hamdioui <sup>1</sup>
	Mentor, A Siemens Business, US		<sup>1</sup> TU Delft, NL; <sup>2</sup> IMEC, BE
		IP2-10	High-speed analog simulation of CMOS vision chips using
1000	Exhibition and Coffee Break		explicit integration techniques on many-core processors

9 10 11 12 13 MON TUE WED THU FRI

Gines Domenech-Asensi<sup>1</sup> and Tom J Kazmierski<sup>2</sup>

<sup>1</sup>Universidad Politecnica de Cartagena, ES; <sup>2</sup>University of Southampton, GB

**TECHNICAL SESSIONS - WEDNESDAY**
# **TECHNICAL SESSIONS – WEDNESDAY**

# **TECHNICAL SESSIONS – WEDNESDAY**

IP2-11	A 100KHz-1GHz Termination-dependent Human Body	6.1	SPECIAL DAY ON "EMBEDDED AI": EMERGING
	Communication Channel Measurement using Miniaturized		DEVICES, CIRCUITS AND SYSTEMS
	Wearable Devices		AMPHITHEATRE JEAN PROUVE 1100 - 1230
	Shitij Avlani, Mayukh Nath, Shovan Maity and Shreyas Sen		Chair: Carlo Reita, CEA, FR
	Purdue University, US		Co-Chair: Bernabe Linares-Barranco, CSIC, ES
IP2-12	From DRUP to PAC and Back		This session focuses on the advantages and use of novel emerg-
	Daniela Kaufmann, Armin Biere and Manuel Kauers		ing nanotechnology devices and their use in designing circuits
	Johannes Kepler University Linz, AT		and systems for embedded AI hardware solutions.
IP2-13	Verifiable Security Templates for Hardware	1100	In-Memory Resistive RAM Implementation of Binarized Neural
	William Harrison <sup>1</sup> and Gerard Allwein <sup>2</sup>		Networks for Medical Applications
	<sup>1</sup> Oak Ridge National Laboratory, US; <sup>2</sup> Naval Research Laboratory, US		Bogdan Penkovsky <sup>1</sup> , Marc Bocquet <sup>2</sup> , Tifenn Hirtzlin <sup>1</sup> , Jacques-
IP2-14	IFFSET: In-Field Fuzzing of Industrial Control Systems using		Olivier Klein <sup>1</sup> , Etienne Nowak <sup>3</sup> , Elisa Vianello <sup>3</sup> , Jean-Michel
	System Emulation		Portal <sup>2</sup> and Damien Querlioz <sup>1,4</sup>
	Dimitrios Tychalas <sup>1</sup> and Michail Maniatakos <sup>2</sup>		<sup>1</sup> Université Paris-Saclay, FR; <sup>2</sup> Aix-Marseille University, FR; <sup>3</sup> CEA-Leti, FR;
	<sup>1</sup> New York University, US; <sup>2</sup> New York University Abu Dhabi, AE		<sup>4</sup> Université Paris-Sud, FR
IP2-15	FANNet: Formal Analysis of Noise Tolerance, Training Bias and	1122	Mixed-signal vector-by-matrix multiplier circuits based on
	Input Sensitivity in Neural Networks		3D-NAND memories for neuromorphic computing
	Mahum Naseer <sup>1</sup> , Mishal Fatima Minhas <sup>2</sup> , Faiq Khalid <sup>1</sup> ,		Mohammad Bavandpour, Shubham Sahav, Mohammad
	Muhammad Abdullah Hanif <sup>1</sup> , Osman Hasan <sup>2</sup> and Muhammad		Mahmoodi and Dmitri Strukov
	Shafique <sup>1</sup>		University of California, Santa Barbara, US
	<sup>1</sup> TLI Wien, AT: <sup>2</sup> National University of Sciences and Technology, PK	1144	Modular BRAM based in-memory computing design for
IP2-16	A Scalable Mixed Synthesis Framework for Heterogeneous		embedded Al
	Networks		Xinxin Wang, Oiwen Wang, Mohammed A, Zidan, Fan-Hsuan
	Max Austin <sup>1</sup> Scott Temple <sup>1</sup> Walter Lau Neto <sup>1</sup> Luca Amaru <sup>2</sup>		Meng John Moon and Wei Lu
	Xifan Tang <sup>1</sup> and Pierre-Emmanuel Gaillardon <sup>1</sup>		University of Michigan US
		1206	Neuromorphic computing: toward dynamical data processing
ID2 17	Discepti Distilling Standard Calls for Emerging Reconfigurable	1200	Fobion Alibert
152-17	Nenotophologica		
	Shubber Bail Michael Beitzel <sup>2</sup> Sive Setuendre Sebeel and		CNRS, LIIIe, FR
	Alege Kurser	1000	Fullikities and Lunch Decel
		1230	Exhibition and Lunch Break
100.40	TU Dresden, DE; "CTAED, DE		
IP2-18	A 16 × 128 Stochastic-Binary Processing Element Array for		
	Accelerating Stochastic Dot-Product Computation Using 1-16	<b>C D</b>	ACOUNT AND FART MEMORY AND ATODAOF
	Bit-Stream Length	6.2	SECURE AND FAST MEMORY AND STORAGE
	Qian Chen, Yuqi Su, Hyunjoon Kim, Taegeun Yoo, Tony Tae-		CHAMROUSSE 1100 - 1230
	Hyoung Kim and Bongjin Kim		Chair: Hao Yu, SUSTech, CN
	Nanyang Technological University, SG		Co-Chair: Chengmo Yang, University of Delaware, US
IP2-19	Towards Exploring the Potential of Alternative Quantum		As memories become persistent, the design of traditional data
	Computing Architectures		structures such as trees and hash tables as well as filesystems
	Arighna Deb <sup>1</sup> , Gerhard W. Dueck <sup>2</sup> and Robert Wille <sup>3</sup>		should be revisited to cope with the challenges brought by new
	<sup>1</sup> Kalinga Institute of Industrial Technology, IN; <sup>2</sup> University of New		memory devices. In this context, the main focus of this session
	Brunswick, CA; <sup>3</sup> Johannes Kepler University Linz, AT		is on how to improve performance, security, and energy-effi-
IP2-20	Accelerating Quantum Approximate Optimization Algorithm		ciency of memory and storage. The specific techniques range
	using Machine Learning		from the designs of integrity trees and hash tables, the man-
	Mahabubul Alam, Abdullah Ash- Saki and Swaroop Ghosh		agement of superpages in filesystems, data prefetch in solid
	Pennsylvania State University, US		state drives (SSDs), as well as energy-efficient carbon-nanotube
			cache design.
		1100	An Efficient Persistency and Recovery Mechanism for SGX-
			style Integrity Tree in Secure NVM

Mengya Lei, Fang Wang, Dan Feng, Fan Li and Jie Xu Huazhong University of Science & Technology, CN

13 FRI

9 10 11 12 13 MON TUE WED THU FRI

# **TECHNICAL SESSIONS – WEDNESDAY**

1130	Revisiting Persistent Hash Table Design for Commercial Non- Volatile Memory
	Kaixin Huang, Yan Yan and Linpeng Huang
	Shanghai Jiao Tong University, CN
1200	Optimizing Performance of Persistent Memory File Systems
	using Virtual Superpages
	Chaoshu Yang <sup>1</sup> , Duo Liu <sup>1</sup> , Runyu Zhang <sup>1</sup> , Xianzhang Chen <sup>1</sup> ,
	Shun Nie <sup>1</sup> , Qingfeng Zhuge <sup>1</sup> and Edwin HM Sha <sup>2</sup>
	<sup>1</sup> Chongqing University, CN; <sup>2</sup> East China Normal University, CN
1215	Frequent Access Pattern-based Prefetching Inside of Solid-
	State Drives
	Xiaofei Xu <sup>1</sup> , Zhigang Cai <sup>1</sup> , <b>Jianwei Liao</b> <sup>1</sup> and Yutaka Ishikawa <sup>2</sup>
	<sup>1</sup> Southwest University of China, CN; <sup>2</sup> RIKEN, JP
IPs	IP3-1
1230	Exhibition and Lunch Break

## 6.3 SPECIAL SESSION: MODERN LOGIC REASONING METHODS FOR FUNCTIONAL ECO AUTRANS 1100 - 1230

Chair: Patrick Vuillod, Synopsys, US Co-Chair: Christoph Scholl, Albert-Ludwigs-University

Freiburg, DE

Functional Engineering Change Order (ECO) is the problem of incrementally updating an existing logic network after a (possibly late) change in the design specification. The problem requires (i) to identify a small portion of the network's logic to be changed and (ii) to automatically synthesize a patch to replace this portion and rectify the network's functional behavior. ECOs can be solved using the logical framework of quantified Boolean formulæ (QBF), where a logic query asks for the existence of a set of nodes and values at those nodes to rectify the logic network's output functions. The global nature of the problem, however, challenges scalability. Any internal node in the logic network is a potential location for rectification and any node in the logic network may be used to simplify the synthesized patch. Furthermore, off-the-self QBF algorithms do not allow a formulation of resource costs for reusing existing logic.

# 1100 Engineering Change Order for Combinational and Sequential Design Rectification

Jie-Hong Roland Jiang<sup>1</sup>, Victor Kravets<sup>2</sup> and Nian-Ze Lee<sup>1</sup> <sup>1</sup>National Taiwan University, TW; <sup>2</sup>IBM, US

# Exact DAG-Aware Rewriting

Heinz Riener<sup>1</sup>, Alan Mishchenko<sup>2</sup> and Mathias Soeken<sup>1</sup> <sup>1</sup>EPFL, CH; <sup>2</sup>University of California, Berkeley, US

Learning to Automate the Design Updates from Observed Engineering Changes in the Chip Development Cycle Victor Kravets<sup>1</sup>, Jie-Hong Roland Jiang<sup>2</sup> and Heinz Riener<sup>3</sup> <sup>1</sup>IBM, US; <sup>2</sup>National Taiwan University, TW; <sup>3</sup>EPFL, CH

# TECHNICAL SESSIONS - WEDNESDAY

1205 Synthesis and Optimization of Multiple Portions of Circuits for ECO based on Set-Covering and QBF Formulations Masahiro Fujita, Yusuke Kimura, Xingming Le, Yukio Miyasaka and Amir Masoud Gharehbaghi University of Tokyo, JP

1230 Exhibition and Lunch Break

# 6.4 MICROARCHITECTURE TO THE RESCUE OF MEMORY STENDHAL 1100 - 1230

Chair: Olivier Sentieys, INRIA, FR

Co-Chair: Jeronimo Castrillon, TU Dresden, DE

This session discusses micro-architectural innovations across three different memory technologies, namely, caches, 3D-stacked DRAM and non-volatile. This includes exploiting several aspects of redundancy to maximize cache utilization through compression, as well as multicast in 3D-stacked high-speed memories for graph analytics, and a microarchitecture solution to unify persistency and encryption in non-volatile memories.

1100 Efficient Hardware-Assisted Crash Consistency in Encry	
	Persistent Memory
	Zhan Zhang <sup>1</sup> , Jianhui Yue <sup>2</sup> , Xiaofei Liao <sup>1</sup> and Hai Jin <sup>1</sup>
	<sup>1</sup> Huazhong University of Science & Technology, CN; <sup>2</sup> Michigan
	Technological University, US
1130	2DCC: Cache Compression in Two Dimensions
	Amin Ghasemazar <sup>1</sup> , Mohammad Ewais <sup>2</sup> , Prashant Nair <sup>1</sup> and
	Mieszko Lis <sup>1</sup>
	<sup>1</sup> University of British Columbia, CA; <sup>2</sup> UofT, CA
1200	Creek//inc. Fundation Multicent for Coolable Creek Analytics

1200 GraphVine: Exploiting Multicast for Scalable Graph Analytics Leul Belayneh and Valeria Bertacco University of Michigan, US IPs IP3-2

- -

1230 Exhibition and Lunch Break

72

10 11 12 TUE WED THU 1120

6.5	EFFICIENT DATA REPRESENTATIONS IN NEURAL
	Chairy Brandon Paagan Esseback and New York
	University, US
	Co-Chair: Sebastian Steinhorst, TU Munich, DE
	The large processing requirements of ML models strains the canabil-
	ities of low-nower embedded systems. Addressing this challenge
	the first presentation proposes a robust co-design to leverage sto-
	chastic computing for highly accurate and efficient inference. Next
	a structural optimization is proposed to counter faults at low volt-
	are levels. Then, authors present a method for sharing results in
	binarized CNNs to reduce computation. The session will conclude
	with a talk implementing binary networks on mobile GPUs
1100	ACOUSTIC: Accelerating Convolutional Neural Networks
	through Or-Unipolar Skipped Stochastic Computing
	Wojciech Romaszkan, Tianmu Li, Tristan Melton, Sudhakar
	Pamarti and Puneet Gupta
	University of California, Los Angeles, US
1130	Accuracy Tolerant Neural Networks Under Aggressive Power
	Optimization
	Xiang-Xiu Wu <sup>1</sup> , <b>Yi-Wen Hung</b> <sup>1</sup> , Yung-Chih Chen <sup>2</sup> and Shih-Chieh
	Chang <sup>1</sup>
4000	<sup>1</sup> National Tsing Hua University, TW; <sup>2</sup> Yuan Ze University, TW
1200	A Convolutional Result Sharing Approach for Binarized Neural
	Network Interence
	and Chun-Yao Wang <sup>1</sup>
	<sup>1</sup> National Tsing Hua University, TW: <sup>2</sup> Yuan Ze University, TW
1215	PhoneBit: Efficient GPU-Accelerated Binary Neural Network
	Inference Engine for Mobile Phones
	Gang Chen <sup>1</sup> , Shengyu He <sup>2</sup> , Haitao Meng <sup>2</sup> and Kai Huang <sup>1</sup>
	<sup>1</sup> Sun Yat-sen University, CN; <sup>2</sup> Northeastern University, CN
IPs	IP3-3, IP3-4, IP3-5
1220	Exhibition and Lunch Brook
1230	Exhibition and Lunch Break
6.6	
0.0	
	Chair: Maria Michael University of Cyprus CV
	Co-Chair: Frnesto Sanchez, Politecnico di Torino, IT
	The session presents a variety of semiconductor test tech-
	niques, including a new design-for-testability scheme for FinFET
	SRAMs, a method to increase vield based on error-metric-inde-

A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs

Guilherme Cardoso Medeiros<sup>1</sup>, Cemil Cem Gürsoy<sup>2</sup>, Moritz Fieback<sup>1</sup>, Lizhou Wu<sup>1</sup>, Maksim Jenihhin<sup>2</sup>, Mottaqiallah Taouil<sup>1</sup> and Said Hamdioui<sup>1</sup>

pendent signature analysis, and a synthesis method for fault-tol-

<sup>1</sup>TU Delft, NL; <sup>2</sup>Tallinn University of Technology, EE

erant reconfigurable scan networks.

# **TECHNICAL SESSIONS – WEDNESDAY**

1130	Synthesis of Fault-Tolerant Reconfigurable Scan Networks Sebastian Brandhofer, Michael Kochte and Hans-Joachim Wunderlich
	University of Stuttgart, DE
1200	Using Programmable Delay Monitors for Wear-Out and Early
	Life Failure Prediction
	Chang Liu <sup>1,2</sup> , Eric Schneider <sup>1</sup> and Hans-Joachim Wunderlich <sup>1</sup>
	<sup>1</sup> University of Stuttgart, DE; <sup>2</sup> Altran Deutschland, DE
1215	Maximizing Yield for Approximate Integrated Circuits
	Marcello Traiola <sup>1,5</sup> , Arnaud Virazel <sup>1</sup> , Patrick Girard <sup>2</sup> , Mario
	Barbareschi <sup>3</sup> and Alberto Bosio <sup>4</sup>
	<sup>1</sup> LIRMM, FR; <sup>2</sup> LIRMM/ CNRS, FR; <sup>3</sup> Università di Napoli Federico II, IT; <sup>4</sup> Lyon
	Institute of Nanotechnology, FR: <sup>5</sup> Université de Montpellier, FR
IPs	IP3-6
1230	Exhibition and Lunch Break

# 6.7 SAFETY AND EFFICIENCY FOR SMART AUTOMOTIVE AND ENERGY SYSTEMS BERLIOZ 1100 - 1230

Chair:	Selma Saidi,	TU Dortmund,	DE
onan.	ocima oaiai,	TO Dortinunu,	

Co-Chair: Donghwa Shin, Soongsil University, KR

This session presents four papers dealing with various aspects of smart automotive and energy systems, including safety and efficiency of photovoltaic panels, deterministic execution behavior of adaptive automotive applications, efficient implementation of fail-operational automated vehicles, and efficient resource usage in networked automotive systems.

- 1100 A Diode-Aware Model of PV Modules from Datasheet Specifications Sara Vinco, Yukai Chen, Enrico Macii and Massimo Poncino
- Politecnico di Torino, IT 1130 Achieving Determinism in Adaptive AUTOSAR Christian Menard<sup>1</sup>, Andres Goens<sup>1</sup>, Marten Lohstroh<sup>2</sup> and Jeronimo Castrillon<sup>1</sup> <sup>1</sup>TU Dresden, DE: <sup>2</sup>University of California, Berkelev, US 1200 A Fail-safe Architecture for Automated Driving Sebastian vom Dorff<sup>1</sup>, Bert Böddeker<sup>2</sup>, Maximilian Kneissl<sup>1</sup> and Martin Fränzle<sup>3</sup> <sup>1</sup>DENSO Automotive Deutschland GmbH, DE; <sup>2</sup>Autonomous Intelligent Driving GmbH, DE; 3Carl von Ossietzky University Oldenburg, DE 1215 Priority-Preserving Optimization of Status Quo ID-Assignments in Controller Area Network Sebastian Schwitalla, Lea Schönberger and Jian-Jia Chen TU Dortmund, DE IP3-7, IP3-8
- IPs IP3-7, IP3-8 1230 Exhibition and Lunch Break

# **TECHNICAL SESSIONS – WEDNESDAY**

# 6.8 SOLUTIONS FOR EDA DESIGN ENVIRONMENTS EXHIBITION THEATRE 1100 - 1230

## Organiser: Jürgen Haase, edacentrum, DE

At DATE 2020 Exhibition Theatre leading experts provide attendees with their advice on the latest technologies in the field, covering applications as well as solutions for the design process. In this session Altair and SEMI/ESDA will cover design environments and IP enabling for different levels of abstraction and multi-physics simulations, as well as the Heterogeneous Integration Roadmap (HIR) for connecting design, manufacturing and assembly.

## 1100 Future Vision of Altair for EDA Applications

#### Philippe le Marrec

### Altair, FR

Today the design of EDA applications are not only focused on hardware/software parts. In many cases as in mechatronic, powertrain and control systems, the environment has to be used with the design itself at different level of abstraction. Altair is providing environments which now help users to interact with dedicated solvers and to handle multi-physics simulations.

## 1120 Saving Serious Money with License First Scheduling

### Stuart Taylor

Altair, US

Often seen as a minor detail in job scheduling, we present an alternative view where we treat software licenses as the primary consideration in job dispatch. Through some innovative techniques we will show how license utilization can be doubled with real world examples.

1145 Connecting Design, Manufacturing and Assembly in the Moore's Law 2.0 Era

#### Paul Cohen

#### SEMI/ESDA, US

As device scaling predicted by Moore's Law becomes more difficult and costly, designers are looking towards new solutions to deliver increasing system level functionality and performance along with lower power and cost. The International Technology Roadmap for Semiconductors (ITRS) served as a designer's quide to upcoming technologies for many years until it's retirement in 2016. The Heterogeneous Integration Roadmap (HIR) provides a new guideline for system level integration for the coming decades. This includes new technologies which will have an impact on the tradeoffs facing designers. In addition, the increasing use of silicon in products and applications with long lifetimes and critical safety requirements suggests that long term process effects can no longer be safely ignored. All of this requires increased communication amongst all aspects of system design, manufacture, and assembly as we move towards Moore 2.0.

Exhibition and Lunch Break

# **TECHNICAL SESSIONS – WEDNESDAY**

7.0	LUNCH	TIME KEYNOTE SESSION	
	AMPHIT	HÉÂTRE JEAN PROUVE	1345 - 1420
	supporte	d by IEEE CEDA	
	Chair:	Bernabe Linares-Barranco, CSIC	, ES
	Co-Chair	: Dmitri Strukov, University of Ca	lifornia, Santa
		Barbara, US	
345	CEDA LU	JNCHEON ANNOUNCEMENT	
	David At	ienza	
	EPFL, CH		
350	Leveragi	ng Embedded Intelligence in Indust	try: Challenges and
	Opportur	nities	
	Jim Tung	3	
	MathWork	s Fellow, US	
	> see pa	age 012	

7.1	SPECIAL DAY ON "EMBEDDED AI": INDUSTRY AI
	AMPHITHÉÂTRE JEAN PROUVE 1430 - 1600
	Chair: Tobi Delbrück, ETH Zurich, CH
	Co-Chair: Bernabe Linares-Barranco, CSIC, ES
	This session on Industry AI chips will present examples of com-
	panies developing actual products for AI hardware solutions, a
	highly competitive and full of new challenges market.
1100	Opportunities for Analog Acceleration of Deep Learning with
	Phase Change Memory
	Pritish Narayanan, Geoffrey W. Burr, Stefano Ambrogio, Hsinyu
	Tsai, Charles Mackin, Katherine Spoon, An Chen, Alexander Friz
	and Andrea Fasoli
	IBM Research, US
1122	Event-based AI for Automotive and IoT
	Etienne Perot
	Prophesee, FR
1144	NeuronFlow: a neuromorphic processor architecture for Live AI applications
	Orlando Moreira, Amirreza Yousefzadeh, Gokturk Cinserin, Rik-
	Jan Zwartenkot, Ajay Kapoor, Fabian Chersi, Peng Qiao, Peter
	Kievits, Mina Khoei, Louis Rouillard, Ashoka Visweswara and
	Jonathan Tapson
	GrAI Matter Labs, NL
1206	Speck - sub-mW smart vision sensor for mobile IoT applications
	Ning Qiao
	aiCTX, CH

## 1600 Exhibition and Coffee Break

# **TECHNICAL SESSIONS – WEDNESDAY**

7.2	RECONFIGURABLE SYSTEMS AND ARCHITECTURES	
	Chair: Christian Pilato, Politecnico di Milano, IT Co-Chair: Philippe Coussy, Université Bretagne Sud/ Lab-STICC, FR	1
	Reconfigurable technologies are evolving at the device, archi- tecture, and system levels, from embedded computation to server-based accelerator integration. In this session we explore ideas at these levels, discussing architectural features for power	1
	optimisation of CGRAs, a framework for integrating FPGA accel- erators in serverless environments, and placement strategies on alternative FPGA device technologies.	1
1430	A Framework for Adding Low-Overhead, Fine-Grained Power Domains to CGRAs	
	<b>Ankita Nayak</b> , Keyi Zhang, Raj Setaluri, Alex Carsello, Makai Mann, Stephen Richardson, Rick Bahr, Pat Hanrahan, Mark Horowitz and Priyanka Raina	1
1500	Stanford University, US BlastFunction: an FPGA-as-a-Service system for Accelerated	7
	Serverless Computing	
	Marco Bacis, Rolando Brondolin and Marco D. Santambrogio	
1530	Energy-aware Placement for SRAM-NVM Hybrid FPGAs	
	Seongsik Park, Jongwan Kim and Sungroh Yoon	
	Seoul National University, KR	
1600	Exhibition and Coffee Break	
		1
7.3	SPECIAL SESSION: REALIZING QUANTUM	
	ALGORITHMS ON REAL QUANTUM COMPUTING	
	DEVICES AUTRANS 1430 - 1600	1
	Chair: Eduard Alarcon, Universitat Politècnica de Catalunya, ES	
	Co-Chair: Swaroop Ghosh, Pennsylvania State University, US	
	Quantum computing is currently moving from an academic idea to a practical reality. Quantum computing in the cloud is already	1
	execute real quantum algorithms. However, companies which	
	are heavily investing in this new technology such as Google,	
	IBM, Rigetti, and Intel follow different technological approaches.	1
	quantum computing devices available thus far. Because of that,	

various methods for realizing the intended quantum functionality to a respectively given quantum computing device are avail-

able. This special session provides an introduction and overview into this domain and comprehensively describes corresponding methods (also referred to as compilers, mappers, synthesizers, or routers). By this, attendees will be provided with a detailed understanding on how to use quantum computers in general and

dedicated quantum computing devices in particular.

# **TECHNICAL SESSIONS – WEDNESDAY**

The special session will include speakers from both, academia and industry, and will cover the most relevant quantum computing devices such as provided by IBM, Intel, etc.

- 1430 Running Quantum Algorithms on Resource-Constrained Quantum Devices Carmen G. Almudever TU Delft, NL
   1500 Realizing Quantum Circuits on IBM Q Devices Robert Wille Johannes Kepler University Linz, AT
   1530 Every Device is (almost) Equal Before the Compiler Gian Giacomo Guerreschi Intel Corporation, US
- 1600 Exhibition and Coffee Break

7.4	SIMULATION AND VERIFICATION: WHERE REAL
	ISSUES MEET SCIENTIFIC INNOVATION
	STENDHAL 1430 - 1600
	Chair: Avi Ziv, IBM, IL
	Co-Chair: Graziano Pravadelli, Università di Verona, IT
	This session presents recent concerns and innovative solutions
	in verification and simulation, covering topics ranging from par-
	tial verification to lazy event prediction, till signal name disam-
	biguation. They tackle these challenges by reducing complexity,
	exploiting GPUs, and using similarity-learning techniques.
1430	Verification Runtime Analysis: Get the Most Out of Partial
	Verification
	Martin Ring <sup>1</sup> , Fritjof Bornbebusch <sup>1</sup> , Christoph Lüth <sup>1,2</sup> , Robert
	Wille <sup>3</sup> and Rolf Drechsler <sup>1,2</sup>
	<sup>1</sup> DFKI, DE; <sup>2</sup> University of Bremen, DE; <sup>3</sup> Johannes Kepler University Linz, AT
1500	GPU-accelerated Time Simulation of Systems with Adaptive
	Voltage and Frequency Scaling
	Line Schneider and Hans-Joachim Wundenich
1520	University of Stuttgart, DE
1530	Burgess for Out of Order BDES
	Daniel Mendoza, Zhonggi Cheng, Emad Arasteh and Bainer
	Doemer
	University of California Invine LIS
1545	Embedding Hierarchical Signal to Siamese Network for Fast
1010	Name Rectification
	<b>Yi-An Chen</b> <sup>1</sup> , Gung-Yu Pan <sup>2</sup> , Che-Hua Shih <sup>2</sup> , Yen-Chin Liao <sup>1</sup>
	Chia-Chih Yen <sup>2</sup> and Hsie-Chia Chang <sup>1</sup>
	<sup>1</sup> National Chiao Tung University, TW: <sup>2</sup> Synopsys, TW
IPs	IP3-9, IP3-10
1600	Exhibition and Coffee Break

# **TECHNICAL SESSIONS - WEDNESDAY**

7.5	RUNTIME SUPPORT FOR MULTI/MANY CORES           BAYARD         1430 - 1600           Cheir         Sera Vince Relitencies di Terino IT
	Co-Chair: Jeronimo Castrillon, TU Dresden, DE
	In the era of heterogenous embedded systems, the diverse na-
	ture of computing elements pushes more than ever the need
	management, multi-application mapping, task parallelism, and
	non-functional constraints. This session tackles these issues
	with solutions that span from resource-aware software architec-
	tures to novel runtime systems optimizing memory and energy consumption.
1430	Resource-Aware MapReduce Runtime for Multi/Many-core
	Architectures
	Konstantinos Iliakis, Sotirios Xydis and Dimitrios Soudris
1500	Towards a Qualifiable OpenMP Framework for Embedded
	Systems
	Adrián Munera Sánchez, Sara Royuela and Eduardo Quinones BSC ES
1530	Energy-efficient Runtime Resource Management for Adaptable
	Multi-application Mapping
	Robert Knasanov and Jeronimo Castrilion TU Dresden, DE
IPs	IP3-11
1600	Exhibition and Coffee Preak
1000	Exhibition and Conee Bleak
7.6	ATTACKS ON HARDWARE ARCHITECTURES
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jaandur Danger Telecom ParisTech EB
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the minor ambitractural and aircuit leval
7.6	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts
<b>7.6</b> 1430	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup>
<b>7.6</b> 1430	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> <sup>1</sup> KU Leuven, BE; <sup>2</sup> IMEC, BE Intervention of the part of the last
<ul><li>7.6</li><li>1430</li><li>1500</li></ul>	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> <sup>1</sup> KU Leuven, BE; <sup>2</sup> IMEC, BE Increased reproducibility and comparability of data leak evaluations using ExOT
<ul><li>7.6</li><li>1430</li><li>1500</li></ul>	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> 'KU Leuven, BE; *IMEC, BE         Increased reproducibility and comparability of data leak evaluations using EXOT         Philipp Miedl, Bruno Klopott and Lothar Thiele
<ul><li>7.6</li><li>1430</li><li>1500</li></ul>	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> 'KU Leuven, BE; *IMEC, BE         Increased reproducibility and comparability of data leak         evaluations using ExOT         Philipp Miedl, Bruno Klopott and Lothar Thiele         ETH Zurich, CH
<ul><li>7.6</li><li>1430</li><li>1500</li><li>1515</li></ul>	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> 'KU Leuven, BE; <sup>2</sup> IMEC, BE         Increased reproducibility and comparability of data leak evaluations using ExOT         Philipp Miedl, Bruno Klopott and Lothar Thiele         ETH Zurich, CH         GhostBusters: Mitigating Spectre Attacks on a DBT-Based
<ul><li>7.6</li><li>1430</li><li>1500</li><li>1515</li></ul>	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> 'KU Leuven, BE; <sup>2</sup> IMEC, BE         Increased reproducibility and comparability of data leak evaluations using ExOT         Philipp Miedl, Bruno Klopott and Lothar Thiele         ETH Zurich, CH         GhostBusters: Mitigating Spectre Attacks on a DBT-Based         Processor         Simon Rokicki
<ul> <li>7.6</li> <li>1430</li> <li>1500</li> <li>1515</li> </ul>	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts Danilo Šijačić <sup>1,2</sup> , Josep Balasch' and Ingrid Verbauwhede' 'KU Leuven, BE; "IMEC, BE Increased reproducibility and comparability of data leak evaluations using EXOT Philipp Miedl, Bruno Klopott and Lothar Thiele ETH Zurich, CH GhostBusters: Mitigating Spectre Attacks on a DBT-Based Processor Simon Rokicki IRISA, FR
<ul> <li>7.6</li> <li>1430</li> <li>1500</li> <li>1515</li> <li>1530</li> </ul>	ATTACKS ON HARDWARE ARCHITECTURES         LESDIGUIÈRES       1430 - 1600         Chair:       Johanna Sepúlveda, Airbus Defence and Space, DE         Co-Chair:       Jean-Luc Danger, Telecom ParisTech, FR         Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level.         Sweeping for Leakage in Masked Circuit Layouts         Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> 'KU Leuven, BE; *IMEC, BE         Increased reproducibility and comparability of data leak evaluations using ExOT         Philipp Miedl, Bruno Klopott and Lothar Thiele         ETH Zurich, CH         GhostBusters: Mitigating Spectre Attacks on a DBT-Based         Processor         Simon Rokicki         IRISA, FR         Dynamic Faults based Hardware Trojan Design in STT-MRAM         Sarath Mohanachandran Nair <sup>1</sup> , Baiendra Bishnoi <sup>2</sup> Arunkumar
<ul> <li>7.6</li> <li>1430</li> <li>1500</li> <li>1515</li> <li>1530</li> </ul>	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> <sup>1</sup> KU Leuven, BE; <sup>2</sup> IMEC, BE Increased reproducibility and comparability of data leak evaluations using ExOT Philipp Miedl, Bruno Klopott and Lothar Thiele ETH Zurich, CH GhostBusters: Mitigating Spectre Attacks on a DBT-Based Processor Simon Rokicki IRISA, FR Dynamic Faults based Hardware Trojan Design in STT-MRAM Sarath Mohanachandran Nair <sup>1</sup> , Rajendra Bishnoi <sup>2</sup> , Arunkumar Vijayan <sup>1</sup> and Mehdi Tahoori <sup>1</sup>
<ul> <li>7.6</li> <li>1430</li> <li>1500</li> <li>1515</li> <li>1530</li> </ul>	ATTACKS ON HARDWARE ARCHITECTURES LESDIGUIÈRES 1430 - 1600 Chair: Johanna Sepúlveda, Airbus Defence and Space, DE Co-Chair: Jean-Luc Danger, Telecom ParisTech, FR Hardware architectures are under the continuous threat of all types of attacks. This session covers attacks based on side-channel leakage and the exploitation of vulnerabilities at the micro-architectural and circuit level. Sweeping for Leakage in Masked Circuit Layouts Danilo Šijačić <sup>1,2</sup> , Josep Balasch <sup>1</sup> and Ingrid Verbauwhede <sup>1</sup> <sup>1</sup> KU Leuven, BE; <sup>2</sup> IMEC, BE Increased reproducibility and comparability of data leak evaluations using ExOT Philipp Miedl, Bruno Klopott and Lothar Thiele ETH Zurich, CH GhostBusters: Mitigating Spectre Attacks on a DBT-Based Processor Simon Rokicki IRISA, FR Dynamic Faults based Hardware Trojan Design in STT-MRAM Sarath Mohanachandran Nair <sup>1</sup> , Rajendra Bishnoi <sup>2</sup> , Arunkumar Vijayan <sup>1</sup> and Mehdi Tahoori <sup>1</sup>

# **TECHNICAL SESSIONS – WEDNESDAY**

1545	Oracle-based Logic Locking Attacks: Protect the Oracle Not Only the Netlist
	Emmanouil Kalligeros, Nikolaos Karousos and Irene Karybali
IPs	IP3-12
1600	Exhibition and Coffee Break
7.7	SELF-ADAPTIVE AND LEARNING SYSTEMS BERLIOZ 1430 - 1600 Chair: Gilles Sassatelli, Université de Montpellier, FR Co-Chair: Rishad Shafik, University of Newcastle, GB
	Recent advances in machine learning have pushed the bound- aries of what is possible in self-adaptive and learning systems. This session pushes the state of art in runtime power and perfor- mance trade-offs for deep neural networks and self-optimizing embedded systems.
1430	AnytimeNet: Controlling Time-Quality Tradeoffs in Deep Neural Network Architectures Jung-Eun Kim <sup>1</sup> , Richard Bradford <sup>2</sup> and Zhong Shao <sup>1</sup>
1500	<sup>1</sup> Yale University, US; <sup>2</sup> Collins Aerospace, US AntiDote: Attention-based Dynamic Optimization for Neural Network Runtime Efficiency Fuxun Yu <sup>1</sup> , Chenchen Liu <sup>2</sup> , Di Wang <sup>3</sup> , Yanzhi Wang <sup>4</sup> and Xiang Chen <sup>1</sup>
1530	<sup>1</sup> George Mason University, US; <sup>2</sup> University of Maryland, Baltimore County, US; <sup>3</sup> Microsoft, US; <sup>4</sup> Northeastern University, US Using Learning Classifier Systems for the DSE of Adaptive Embedded Systems Fedor Smirnov, Behnaz Pourmohseni and Jürgen Teich Eriddieh Alexandre Universitä Edepage Nümberg, DE
IPs	IP3-13, IP3-14
1600	Exhibition and Coffee Break

7.8	SYSTEMC-BASED VIRTUAL PR	ototyping: From
	SOC MODELING TO THE DIGIT	AL TWIN REVOLUTION
	EXHIBITION THEATRE	1430 - 1600

**Organiser: Laurent Maillet-Contoz**, STMicroelectronics, FR SystemC-based virtual prototyping has been adopted and deployed for several years in the semiconductor industry, to implement the shift-left paradigm. While interest has been long focused on SoC modeling, the trends are now to extend the modeling activities to the next level, as part of the digital twin revolution. In this session, the multiple benefits of this approach are discussed, as well as the upcoming challenges, both from an industrial and an academic perspective.

9 10 11 12 13 MON TUE WED THU FRI

TEC	HNICAL SESSIONS – WEDNESDAY
1430	Virtual Twins: Modeling trends and challenges ahead Laurent Maillet-Contoz STMicroelectronics. FR
1500	The TLM methodology: a swiss knife for studying HW/SW interactions and a gold mine for research topics Florence Maraninchi
1530	Verimag, Université Grenoble Alpes, CNRS, Grenoble INP Institute of Engineering, FR SystemC-based simulation of industrial manufacturing control
	systems Frank Oppenheimer
	OFFIS - Institute for Information Technology, DE
1600	Exhibition and Coffee Break
IP3	INTERACTIVE PRESENTATIONS
IP3-1	POSTER AREA 1600 - 1630 Interactive Presentations run simultaneously during a 30-min- ute slot. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session CNT-Cache: an Energy-efficient Carbon Nanotube Cache with
	Adaptive Encoding Dawen Xu <sup>1</sup> , Kexin Chu <sup>1</sup> , Cheng Liu <sup>2</sup> , Ying Wang <sup>2</sup> , Lei Zhang <sup>2</sup> and Huawei Li <sup>2</sup> <sup>1</sup> School of Electronic Science & Applied Physics Hefei University of
IP3-2	Technology Anhui, CN; <sup>2</sup> Chinese Academy of Sciences, CN Enhancing Multithreaded Performance of Asymmetric
	Jeckson Dellagostin Souza <sup>1</sup> , Madhavan Manivannan <sup>2</sup> , Miquel Pericas <sup>2</sup> and Antonio Carlos Schneider Beck <sup>1</sup>
IP3-3	Hardware Acceleration of CNN with One-Hot Quantization of Weights and Activations
	Gang Li, Peisong Wang, Zejian Liu, Cong Leng and Jian Cheng Chinese Academy of Sciences, CN
IP3-4	BNNsplit: Binarized Neural Networks for embedded distributed FPGA-based computing systems Gioroja Fiscaletti, Marco Soeziali, Luca Stornaiuolo, Marco D.
	Santambrogio and Donatella Sciuto

Politecnico di Milano, IT IP3-5 L2L: A Highly Accurate Log 2 Lead Quantization of Pre-trained Neural Networks Salim Ullah<sup>1</sup>, Siddharth Gupta<sup>2</sup>, Kapil Ahuja<sup>2</sup>, Aruna Tiwari<sup>2</sup> and

Akash Kumar<sup>1</sup>

<sup>1</sup>TU Dresden, DE; <sup>2</sup>IIT Indore, IN

Fault Diagnosis of Via-Switch Crossbar in Non-volatile FPGA Ryutaro Doi<sup>1</sup>, Xu Bai<sup>2</sup>, Toshitsugu Sakamoto<sup>2</sup> and Masanori Hashimoto<sup>1</sup> <sup>1</sup>Osaka University, JP; <sup>2</sup>NEC Corporation, JP

# **TECHNICAL SESSIONS - WEDNESDAY**

IP3-7	Applying Reservation-based Scheduling to a $\mu$ C-based Hypervisor: An industrial case study
	Dakshina Dasari', Paul Austin', Michael Pressier', Arne Hamann'
	<sup>1</sup> Bohert Bosch GmbH, DE <sup>, 2</sup> ETAS GmbH, GB
IP3-8	Real-Time Energy Monitoring in IoT-enabled Mobile Devices
	Nitin Shivaraman <sup>1</sup> , Seima Suriyasekaran <sup>1</sup> , Zhiwei Liu <sup>2</sup> , Saravanan Ramanathan <sup>1</sup> , Arvind Easwaran <sup>2</sup> and Sebastian Steinhorst <sup>3</sup>
	<sup>1</sup> TUMCREATE, SG; <sup>2</sup> Nanyang Technological University, SG; <sup>3</sup> TU Munich, DE
IP3-9	Towards Specification and Testing of RISC-V ISA Compliance
	Vladimir Herdt', Daniel Grosse'' and Rolf Drechsler''
100.40	University of Bremen, DE; 2DFKI, DE
IP3-10	Tom Keloni Hillel Mendeleeni Viteli Sekhini Kevin Beiek?
	Flore Teaple <sup>2</sup> and Creasery Wetli <sup>2</sup>
ID2 11	On the Teek Menning and Scheduling for DAC based
11 3-11	Embedded Vision Applications on Heterogeneous Multi/Many-
	core Architectures
	Stefano Aldegheri <sup>1</sup> Nicola Bombieri <sup>1</sup> and Hiren Patel <sup>2</sup>
	<sup>1</sup> Università di Verona, IT: <sup>2</sup> University of Waterloo, CA
IP3-12	Are Cloud FPGAs Really Vulnerable to Power Analysis Attacks?
	Ognien Glamocanin <sup>1</sup> , Louis Coulon <sup>1</sup> , Francesco Regazzoni <sup>2</sup> and
	Miriana Stoiilovic <sup>1</sup>
	<sup>1</sup> EPFL, CH: <sup>2</sup> ALaRI, CH
IP3-13	Efficient Training on Edge Devices Using Online Quantization
	Michael Ostertag <sup>1</sup> , Sarah Al-Doweesh <sup>2</sup> and Tajana Rosing <sup>1</sup>
	<sup>1</sup> University of California, San Diego, US; <sup>2</sup> King Abdulaziz City of Science
	and Technology, SA
IP3-14	Multi-Agent Actor-Critic Method for Joint Duty-Cycle and
	Transmission Power Control
	Sota Sawaguchi, Jean-Frédéric Christmann, Anca Molnos,
	Carolynn Bernier and Suzanne Lesecq
	CEA-Leti, FR

#### 8.1 SPECIAL DAY ON "EMBEDDED AI": NEUROMORPHIC **CHIPS AND SYSTEMS** AMPHITHÉÂTRE JEAN PROUVE

1700 - 1830

Chair: Wei Lu, University of Michigan, US

# Co-Chair: Bernabe Linares-Barranco, CSIC, ES

Within the global field of AI, there is a subfield that focuses on exploiting neuroscience knowledge for artificial intelligent hardware systems. This is the neuromorphic engineering field. This session presents some examples of AI research focusing on this Al subfield.

1700 SpiNNaker2 : A Platform for Bio-Inspired Artificial Intelligence and Brain Simulation Bernhard Vogginger, Christian Mayr, Sebastian Höppner, Johannes Partzsch and Steve Furber TU Dresden, DE

12 11 10 THU WED TUE

IP3-6

9 10 11 12 13 MON TUE WED THU FRI

# **TECHNICAL SESSIONS – WEDNESDAY**

## 1730 An On-Chip Learning Accelerator for Spiking Neural Networks using STT-RAM Crossbar Arrays Shruti R. Kulkarni, Shihui Yin, Jae-sun Seo and Bipin Raiendran New Jersey Institute of Technology, US 1800 Overcoming Challenges for Achieving High in-situ Training Accuracy with Emerging Memories Shanshi Huang, Xiaoyu Sun, Xiaochen Peng, Hongwu Jiang and Shimeng Yu Georgia Tech, US 1900 **DATE Party – Networking Event** supported by HiSilicon > SEE PAGE 009 8.2 WE ARE ALL HACKERS: DESIGN AND DETECTION **OF SECURITY ATTACKS** CHAMROUSSE 1700 - 1830 Chair: Francesco Regazzoni, ALaRI, CH Co-Chair: Daniel Grosse, University of Bremen, DE This session deals with hardware trojans and vulnerabilities, proposing detection techniques and design paradigms to model attacks. It describes attacks by leveraging the exclusive characteristics of microfluidic devices and malicious usage of energy management. As for defenses, an automated test generation approach for hardware trojan detection using delay-based side-channel analysis is also presented. 1700 Automated Test Generation for Trojan Detection using Delaybased Side Channel Analysis Yangdi Lyu and Prabhat Mishra

University of Florida, US

1730 Microfluidic Trojan Design in Flow-based Biochips Shayan Mohammed<sup>1</sup>, Sukanta Bhattacharjee<sup>2</sup>, Yong-Ak Song<sup>3</sup>, Krishnendu Chakrabarty<sup>4</sup> and Ramesh Karri<sup>1</sup> <sup>1</sup>New York University, US; <sup>2</sup>IIT Guwahati, IN; <sup>3</sup>New York University Abu Dhabi, AE; <sup>4</sup>Duke University, US 1800 **Towards Malicious Exploitation of Energy Management** 

Mechanisms Safouane Noubir, Maria Mendez Real and Sebastien Pillement

École Polytechnique de l'Université de Nantes, FR IP4-1, IP4-2

1900	DATE Party – Networking Event		
	supported by HiSilicon	>	SEE PAGE 009

TECH	NICAL SESSIONS – WEDNESDAY
8.3	OPTIMIZING SYSTEM-LEVEL DESIGN FOR MACH

8.3	OPTIMIZING SYSTEM-LEVEL DESIGN FOR MACHINE LEARNING		
	AUTRANS 1700 - 1830		
	Chair: Luciano Lavagno, Politecnico di Torino, IT		
	<b>Co-Chair:</b> Yuko Hara-Azumi, Tokyo Institute of Technology, JP In the last years, the use of ML techniques, as deep neural net- works, have become a trend in system-level design, either to help the flow finding promising solutions or to deploy ML-based		
	applications. This session presents various approaches to opti- mize several aspects of system-level design, like the mapping of applications on heterogeneous platforms, the inference of CNNs or the file-system usage.		
1700	ESP4ML: Platform-Based Design of Systems-on-Chip for Embedded Machine Learning Davide Giri, Kuan-Lin Chiu, Giuseppe Di Guglielmo, Paolo Mantovani and Luca Carloni		
1730	Columbia University, US Probabilistic Sequential Multi-Objective Optimization of		
	Convolutional Neural Networks		
	Zixuan Yin, Warren Gross and Brett Meyer		
1900	McGill University, CA ABS: Poducing E2ES Erggmontation for Smorthbonog using		
1800	Decision Trees		
	Lihua Yang, Fang Wang, Zhipeng Tan, Dan Feng, Jiaxing Qian and Shiyun Tu		
IPs	Huazhong University of Science & Technology, CN IP4-3, IP4-4		
1900	DATE Party – Networking Event		
	supported by HiSilicon > SEE PAGE 009		
8.4	ARCHITECTURAL AND CIRCUIT TECHNIQUES		
	TOWARD ENERGY-EFFICIENT COMPUTING		
	Chairy Sara Vince Politechica di Terine IT		
	Co-Chair: Davide Rossi Università di Bologna IT		
	The session discusses low-power design techniques at the		
	architectural as well as the circuit level. The presented works		
	span from new solutions for conventional computing, such as		
	ultra-low power tunable precision architectures and speculative		
	SRAM arrays, to emerging paradigms, like spiking neural net-		
1700	TRANSPIRE: An energy-efficient TRANSprecision floating-point		
	Programmable architectuRE		
	Rohit Prasad <sup>1,3,4</sup> , Satyajit Das <sup>2</sup> , Kevin Martin <sup>1</sup> , Giuseppe		
	Tagliavini <sup>3</sup> , Philippe Coussy <sup>4</sup> , Luca Benini <sup>3</sup> and Davide Rossi <sup>3</sup>		
	<sup>1</sup> Université Bretagne Sud, FR; <sup>2</sup> IIT Palakkad, IN; <sup>3</sup> Università di Bologna, IT;		
	"Universite Bretagne Sud/ Lab-STICC, FR		

1730 Modeling and Designing of a PVT Auto-tracking Timingspeculative SRAM Shan Shen, Tianxiang Shao, Ming Ling, Jun Yang and Longxing Shi Southeast University, CN

10 11 12 13 TUE WED THU FRI

IPs

# **TECHNICAL SESSIONS – WEDNESDAY**

#### 1800 Solving Constraint Satisfaction Problems Using the Loihi Spiking Neuromorphic Processor Chris Yakopcic<sup>1</sup>, Nayim Rahman<sup>1</sup>, Tanvir Atahary<sup>1</sup>, Tarek M. Taha<sup>1</sup> and Scott Douglass<sup>2</sup> <sup>1</sup>University of Dayton, US; <sup>2</sup>Air Force Research Laboratory, US 1815 Accurate Power Density Map Estimation for Commercial Multi-**Core Microprocessors** Jinwei Zhang, Sheriff Sadiqbatcha, Wentian Jin and Sheldon Tan University of California, Riverside, US **IPs** IP4-5, IP4-6 1900 DATE Party – Networking Event supported by HiSilicon > SEE PAGE 009

8.5	CNN DATAFLOW OPTIMIZATIONS
	BAYARD 1700 - 1830
	Chair: Mario Casu, Politecnico di Torino, IT
	Co-Chair: Wanli Chang, University of York, GB
	This session focuses on efficient dataflow approaches for reduc-
	ing CNN runtime on embedded hardware platforms. The papers
	to be presented demonstrate techniques for enhancing parallel-
	ism to improve performance of CNNs, leverage output prediction
	to reduce the runtime for time-critical embedded applications
	for real-time cyber physical systems
1700	Analysis and Solution of CNN Accuracy Reduction over
	Channel Loop Tiling
	Yesung Kang <sup>1</sup> , Yoonho Park <sup>1</sup> , Sunghoon Kim <sup>1</sup> , Eunji Kwon <sup>1</sup> ,
	Taeho Lim <sup>2</sup> , Mingyu Woo <sup>3</sup> , Sangyun Oh <sup>4</sup> and Seokhyeong Kang <sup>1</sup>
	<sup>1</sup> Pohang University of Science and Technology, KR; <sup>2</sup> SK Hynix, KR;
	<sup>3</sup> University of California, San Diego, US; <sup>4</sup> Ulsan National Institute of
	Science and Technology, KR
1730	DCCNN: Computational Flow Redefinition for Efficient CNN
	Inference through Model Structural Decoupling
	Fuxun Yu', Zhuwei Qin', Di Wang <sup>2</sup> , Ping Xu', Chenchen Liu <sup>3</sup> , Zhi
	11d11 d110 Aldrig Crieff
	Baltimore County, US
1800	ABC: Abstract prediction Before Concreteness
	Jung-Eun Kim <sup>1</sup> , Richard Bradford <sup>2</sup> , Man-Ki Yoon <sup>1</sup> and Zhong
	Shao <sup>1</sup>
	<sup>1</sup> Yale University, US; <sup>2</sup> Collins Aerospace, US
1815	A compositional approach using Keras for neural networks in
	real-time systems
	Xin Yang, Partha Roop, Hammond Pearce and Jin Woo Ro
IDe	University of Auckland, NZ
11 3	II <del>-</del> -7, II <del>-</del> -0
1900	DATE Party – Networking Event
	supported by HiSilicon > SEE PAGE 009

# TECHNICAL SESSIONS - WEDNESDAY

8.6	MICROARCHITECTURE-LEVEL RELIABILITY
	ANALYSIS AND PROTECTION
	LESDIGUIÈRES 1700 - 1830
	Chair: Michail Maniatakos, New York University Abu
	Dhabi, AE
	Co-Chair: Alessandro Savino, Politecnico di Torino, IT
	Reliability analysis and protection at the microarchitecture level
	is of paramount importance to speed-up the design face of any
	computing system. On the analysis side, this session starts pre-
	senting a reverse-order ACE (Architecturally Correct Execution)
	analysis that is more accurate than original ACE proposals, then
	moving to an instruction level analysis based on a genetic-algo-
	rithm able to improve program resiliency to errors. Finally, on
	the protection side, the session presents a low-cost ECC plus
	approximation mechanism for GPU register files.
1700	rACE: Reverse-Order Processor Reliability Analysis
	Athanasios Chatzidimitriou and Dimitris Gizopoulos
	University of Athens, GR
1730	DEFCON: Generating and Detecting Failure-prone Instruction
	Sequences via Stochastic Search
	Ioannis Tsiokanos', Lev Mukhanov', Giorgis Georgakoudis <sup>2</sup> ,
	Dimitrios S. Nikolopoulos <sup>a</sup> and Georgios Karakonstantis
	'Queen's University Belfast, GB; <sup>2</sup> Lawrence Livermore National Laboratory,
1000	US; Virginia Tech, US
1800	Eilo
	Viachui Wai Hangahan Yua and Jingwaijia Tan
IPs	IP4-9
1900	DATE Party – Networking Event
	supported by HiSilicon > SEE PAGE 009
8.7	PHYSICAL DESIGN AND ANALYSIS
	BERLIOZ 1700 - 1830
	Chair: Vasilis Pavlidis, University of Manchester, GB
	Co-Chair: L. Miguel Silveira, INESC ID/ IST, University of

Lisbon, PT

This session deals with problems in extraction, DRC hotspots, IR drop, routing and other relevant issues in physical design and analysis. The common trend between all papers is efficiency improvement while maintaining accuracy. Floating random walk extraction is performed to handle non-stratified dielectrics with on-the-fly computations. Also, serial equivalence can be guaranteed in FPGA routing by exploring parallelism. A legalization flow is proposed for double-patterning aware feature alignment. Finally, machine-learning based DRC hotspot prediction is enhanced with explainability.

1700 Floating Random Walk Based Capacitance Solver for VLSI Structures with Non-Stratified Dielectrics Mingye Song, Ming Yang and Wenjian Yu Tsinghua University, CN

10 11 12 13 TUE WED THU FRI

# **TECHNICAL SESSIONS - WEDNESDAY**

#### 1730 Towards Serial-Equivalent Multi-Core Parallel Routing for FPGAs Minghua Shen and Nong Xiao Sun Yat-sen University, CN 1800 Self-Aligned Double-Patterning Aware Legalization Hua Xiang<sup>1</sup>, Gi-Joon Nam<sup>1</sup>, Gustavo Tellez<sup>2</sup>, Shyam Ramji<sup>2</sup> and Xiaoqing Xu<sup>3</sup> <sup>1</sup>IBM Research, US; <sup>2</sup>IBM Thomas J. Watson Research Center, US; <sup>3</sup>University of Texas at Austin, US 1815 Explainable DRC Hotspot Prediction with Random Forest and SHAP Tree Explainer Wei Zeng<sup>1</sup>, Azadeh Davoodi<sup>1</sup> and Rasit Onur Topaloglu<sup>2</sup> <sup>1</sup>University of Wisconsin-Madison, US; <sup>2</sup>IBM, US IPs IP4-10, IP4-11 1900 **DATE Party – Networking Event** supported by HiSilicon > SEE PAGE 009

8.8	MATHWORKS TUTORIAL	

EXHIBITION THEATRE	1700 – 1830
Please see online programme for details.	

# **TECHNICAL SESSIONS – THURSDAY**

9.1	SPECIAL DAY ON "SILICON PHOTONICS":         ADVANCEMENTS ON SILICON PHOTONICS         AMPHITHÉÂTRE JEAN PROUVE       0830 - 1000         Chair:       Gabriela Nicolescu, École Polytechnique de Montréal, CA	
0830	Co-Chair: Luca Ramini, Hewlett Packard Labs, US System Study of Silicon Photohotonicnics Modulator in Short Reach Gridless Coherent Networks Naim Ben-Hamida <sup>1</sup> , Ahmad Abdo <sup>1</sup> , Xueyang Li <sup>2</sup> , Md Samiul Alam <sup>2</sup> , Mahdi Parvizi <sup>1</sup> , Claude D'Amours <sup>3</sup> and David V. Plant <sup>2</sup> <sup>1</sup> Ciena Corporation CA: <sup>2</sup> McGill University, CA: <sup>3</sup> University of Ottawa CA	
0900	Fully Integrated Photonic Circuits on Silicon by means of III-V/ Silicon Bonding Florian Denis-le Coarer SCINTIL Photonics, US	
0930	III-V/Silicon hybrid lasers integration on CMOS-compatible 200mm and 300mm platforms Karim Hassan <sup>1</sup> , Szelag Bertrand <sup>1</sup> , Laetitia Adelmini <sup>1</sup> , Cecilia Dupre <sup>1</sup> , Elodie Ghegin <sup>2</sup> , Philippe Rodriguez <sup>1</sup> , Fabrice Nemouchi <sup>1</sup> , Pierre Brianceau <sup>1</sup> , Antoine Schembri <sup>1</sup> , David Carrara <sup>3</sup> , Pierrick Cavalie <sup>3</sup> , Florent Franchin <sup>3</sup> , Marie-Christine Roure <sup>1</sup> , Loic Sanchez <sup>1</sup> , Christophe Jany <sup>1</sup> and Ségolène Olivier <sup>1</sup> <sup>1</sup> CEA-Leti, FR; <sup>2</sup> STMicroelectronics, FR; <sup>3</sup> Almae Technologies, FR	
1000	Exhibition and Coffee Break	
9.2	AUTONOMOUS SYSTEMS DESIGN INITIATIVE: ARCHITECTURES AND FRAMEWORKS FOR AUTONOMOUS SYSTEMS CHAMROUSSE 0830 - 1000 Chair: Selma Saidi, TU Dortmund, DE Co Cheir: Belf Erret, TU Brounschweig, DE	
0830	DeepRacing: A framework for Agile Autonomy Trent Weiss and Madhur Behl University of Virginia. US	
0900	Fail-Operational Automotive Software Design Using Agent- Based Graceful Degradation Philipp Weiss <sup>1</sup> , Andreas Weichslgartner <sup>2</sup> , Felix Reimann <sup>2</sup> and Sebastian Steinhorst <sup>1</sup>	
0930	A Distributed Safety Mechanism using Middleware and Hypervisors for Autonomous Vehicles Tjerk Bijlsma <sup>1</sup> , Andrii Buriachevskyi <sup>2</sup> , Alessandro Frigerio <sup>3</sup> , Yuting Fu <sup>2</sup> , Kees Goossens <sup>3</sup> , Ali Osman Örs <sup>2</sup> , Pieter J. van der Perk <sup>2</sup> , Andrei Terechko <sup>2</sup> and Bart Vermeulen <sup>2</sup> <sup>1</sup> TNO, NL; <sup>2</sup> NXP Semiconductors, NL; <sup>3</sup> Eindhoven University of Technology, NL	
1000	Exhibition and Coffee Break	

9 10 11 12 13 MON TUE WED THU FRI

#### 9.3 SPECIAL SESSION: IN MEMORY COMPUTING FOR EDGE AI **AUTRANS** 0830 - 1000

#### Chair: Maha Kooli, CEA-Leti, FR Co-Chair: Alexandre Levisse, EPFL, CH

In-Memory Computing (IMC) represents new computing paradigm where computation happens at data location. Within the landscape of IMC approaches, non-von Neumann architectures seek to minimize data movement associated with computing. Artificial intelligence applications are one of the most promising use case of IMC since they are both compute- and memory-intensive. Running such applications on edge devices offers significant save of energy consumption and high-speed acceleration. This special session proposes to take the attendees along a journey through IMC solutions for Edge AI. This session will cover four different viewpoints of IMC for Edge AI with four talks:

(i) Enabling flexible electronics very-Edge AI with IMC.

(ii) design automation methodology for computational SRAM for energy efficient SIMD operations,

(iii) circuit/architecture/application multiscale design and optimization methodologies for IMC architectures, and

(iv) device circuit and architecture optimizations to enable PCMbased deep learning accelerators.

The speakers come from three different continents (Asia, Europe, America) and four different countries (Singapore, France, USA, Switzerland). Two speakers are affiliated to academic institutes; one to industry; and one to an institute of technological research center. We strongly believe that the topic and especially selected talks are extremely hot topics in the community and will attract various people from different countries and affiliations, from both academia and industry. Furthermore, thanks to its cross laver nature, we believe that this session is tailored to touch a wide range of experts from device and circuit community up to system and application design community. We also believe that highlighting and discussing such design methodologies is a key point for high quality and high impact research. Following up previous occurrences and success of IMC-oriented sessions and panels in DAC2019 as well as in ISLPED2019, we believe that this topic is extremely hot in the community and will trigger fruitful interactions and, we hope, collaboration among the community. We thereby expect more than 60 attendees for this session. This session will be the object of two scientific papers that will be integrated with DATE proceedings in case of acceptance.

# Fledge: Flexible edge platforms enabled by in-memory computing

Kamalika Datta<sup>1</sup>, Umesh Chand<sup>2</sup>, Arko Dutt<sup>1</sup>, Devendra Singh<sup>2</sup>, Aaron Thean<sup>2</sup> and Mohamed M. Sabry<sup>1</sup>

<sup>1</sup>Nanyang Technological University, SG; <sup>2</sup>National University of Singapore, SG Computational SRAM Design Automation using Pushed-Rule **Bitcells for Energy-Efficient Vector Processing** 

Jean-Philippe Noel1, Valentin Egloff1, Maha Kooli1, Roman Gauchi<sup>1</sup>, Jean-Michel Portal<sup>2</sup>, Henri-Pierre Charles<sup>1</sup>, Pascal Vivet<sup>1</sup> and Bastien Giraud<sup>1</sup>

1CEA-Leti, FR; 2Aix-Marseille University, FR

# **TECHNICAL SESSIONS – THURSDAY**

0910	Demonstrating in-Cache Computing Thanks to Cross-Layer Design Optimizations
	Marco Rios, William Simon, Alexandre Levisse, Marina Zapater
	and David Atienza
	EPFL, CH
0935	Device, circuit and software innovations to make deep learning
	with analog memory a reality
	Pritish Narayanan, Stefano Ambrogio, Hsinyu Tsai, Katie Spoon
	and Geoffrey W. Burr
	IBM Research, US
1000	Exhibition and Coffee Break

#### 9.4 EFFICIENT DNN DESIGN WITH APPROXIMATE COMPUTING

STENDHAL			0830 -	1000
Chair:	Daniel Menard,	INSA Rennes, FR		

Co-Chair: Seokhyeong Kang, Pohang University of Science and Technology, KR

Deep Neural Networks (DNN) are widely used in numerous domains. Cross-laver DNN approximation requires efficient simulation framework. The GPU-accelerated simulation framework. ProxSim, supports DNN inference and retraining for approximate hardware. A significant amount of energy is consumed during the training process due to excessive memory accesses. The precision-controlled memory systems, dedicated for GPUs, allow flexible management of approximation. New generation of networks, like Capsule Networks, provide better learning capabilities but at the expense of high complexity. ReD-CaNe methodology analyzes resilience through an error injection and approximates them.

#### 0830 ProxSim: Simulation Framework for Cross-Layer Approximate **DNN Optimization**

Cecilia Eugenia De la Parra Aparicio<sup>1</sup>, Andre Guntoro<sup>1</sup> and Akash Kumar<sup>2</sup> <sup>1</sup>Robert Bosch GmbH, DE: <sup>2</sup>TU Dresden, DE PCM: Precision-Controlled Memory System for Energy Efficient Deep Neural Network Training

Boyeal Kim<sup>1</sup>, SangHyun Lee<sup>1</sup>, Hyun Kim<sup>2</sup>, Duy-Thanh Nguyen<sup>3</sup>, Minh-Son Le<sup>3</sup>, Ik Joon Chang<sup>3</sup>, Dohun Kwon<sup>4</sup>, Jin Hyeok Yoo<sup>4</sup>, Jun Won Choi<sup>4</sup> and Hyuk-Jae Lee<sup>1</sup>

<sup>1</sup>Seoul National University, KR; <sup>2</sup>Seoul National University of Science and Technology, KR: <sup>3</sup>Kyung Hee University, KR: <sup>4</sup>Hanyang University, KR

#### 0930 ReD-CaNe: A Systematic Methodology for Resilience Analysis and Design of Capsule Networks under Approximations Alberto Marchisio<sup>1</sup>, Vojtech Mrazek<sup>2</sup>, Muhammad Abdullah Hanif<sup>1</sup> and Muhammad Shafique<sup>1</sup> <sup>1</sup>TU Wien, AT; <sup>2</sup>Brno University of Technology, CZ IPs IP4-12, IP4-13

0900

1000 Exhibition and Coffee Break

0830

0850

Т	ECHNICAL SESSIONS – THURSDAY	TECH	INICAL SESSIONS – THURSDAY
9.5	EMERGING MEMORY DEVICES BAYARD 0830 - 1000 Chair: Alexandere Levisse, EPFL, CH Co-Chair: Marco Vacca, Politecnico di Torino, IT The development of future memories is driven by new devic- es, studied to overcome the limitations of traditional memories.	0900	Deterministic Cache-based Execution of On-line Self-Test Routines in Multi-core Automotive System-on-Chips Andrea Floridia <sup>1</sup> , Tzamn Melendez Carmona <sup>1</sup> , Davide Piumatti <sup>1</sup> , Annachiara Ruospo <sup>1</sup> , Ernesto Sanchez <sup>1</sup> , Sergio De Luca <sup>2</sup> , Rosario Martorana <sup>2</sup> and Mose Alessandro Pernice <sup>2</sup> <sup>1</sup> Politecnico di Torino, IT; <sup>2</sup> STMicroelectronics, IT
	Among these devices STT magnetic RAMs play a fundamental role, due to their excellent performance coupled with long endur- ance and non-volatility. What are the issues that these memories face? How can we solve them and make them ready for a suc-	0930	FT-ClipAct: Resilience Analysis of Deep Neural Networks and Improving their Fault Tolerance using Clipped Activation Le-Ha Hoang, Muhammad Abdullah Hanif and Muhammad Shafique TU Wien, AT
	cessfull commercial development? And if, by changing perspec- tive, emerging devices are used to improve existing memories	IPs	IP4-16
	like SRAM? These are some of the questions that this section aim to answer.	1000	Exhibition and Coffee Break
0830	Impact of Magnetic Coupling and Density on STT-MRAM Performance		
	Lizhou Wu <sup>1</sup> , Siddharth Rao <sup>2</sup> , Mottaqiallah Taouil <sup>1</sup> , Erik Jan Marinissen <sup>2</sup> , Gouri Sankar Kar <sup>2</sup> and Said Hamdioui <sup>1</sup> <sup>1</sup> TU Delft, NL: <sup>2</sup> IMEC, BE	9.7	DIVERSE APPLICATIONS OF EMERGING TECHNOLOGIES BERLIOZ 0830 - 1000
0900	High-Density, Low-Power Voltage-Control Spin Orbit Torque Memory with Synchronous Two-Step Write and Symmetric Read Techniques Haotian Wang <sup>1</sup> , Wang Kang <sup>1</sup> , Liuyang Zhang <sup>1</sup> , He Zhang <sup>1</sup> , Brajesh Kumar Kaushik <sup>2</sup> and Weisheng Zhao <sup>1</sup>		<ul> <li>Chair: Vasilis Pavlidis, The University of Manchester, GB</li> <li>Co-Chair: Bing Li, TU Munich, DE</li> <li>This session examines a diverse set of applications for emerging technologies. Papers consider the use of Q-learning to perform more efficient backups in non-volatile processors, the use of emerging technologies to mitigate hardware side-channels.</li> </ul>
0930	Design of Almost-Nonvolatile Embedded DRAM Using Nanoelectromechanical Relay Devices Hongtao Zhong, Mingyang Gu, Juejian Wu, Huazhong Yang and Xueqing Li	0820	time-sequence-based classification that rise from ultrasonic pat- ters due to hand movements for gesture recognition, and pro- cessing-in-memory-based solutions to accelerate DNA alignment searches.
IPs	IP4-14, IP4-15	0830	Embedded Systems Wei Fan Yujie Zhang, Weining Song, Mengving Zhao, Zhaoyan
1000	Exhibition and Coffee Break		Shen and Zhiping Jia Shandong University, CN
		0900	A Novel TIGFET-based DFF Design for Improved Resilience to Power Side-Channel Attacks
9.6	INTELLIGENT DEPENDABLE SYSTEMS LESDIGUIÈRES 0830 - 1000 Chair: Saqib Khursheed, University of Liverpool, GB Co-Chair: Rishad Shafik, Newcastle University, GB		Mohammad Mehdi Sharifi <sup>1</sup> , Ramin Rajaei <sup>1</sup> , Patsy Cadareanu <sup>2</sup> , Pierre-Emmanuel Gaillardon <sup>2</sup> , Yier Jin <sup>3</sup> , <b>Michael Niemier</b> <sup>1</sup> and X. Sharon Hu <sup>1</sup> <sup>1</sup> University of Notre Dame, US; <sup>2</sup> University of Utah, US; <sup>3</sup> University of Florida, US
	This session spans from dependability approaches for multicore systems realized as SoCs for intelligent reliability management and on-line software-based self-test, to error resilient AI systems where the AI system is re-designed to tolerate critical faults or is	0930	Low Complexity Multi-directional In-Air Ultrasonic Gesture Recognition Using a TCN Emad A. Ibrahim <sup>1</sup> , Marc Geilen <sup>1</sup> , Jos Huisken <sup>1</sup> , Min Li <sup>2</sup> and Jose Pineda de Gyvez <sup>2</sup>
0830	used for error detection purposes. Thermal-Cycling-aware Dynamic Reliability Management in Many-Core System-on-Chip Mohammad-Hashem Haghbayan <sup>1</sup> , Antonio Miele <sup>2</sup> , Zhuo Zou <sup>3</sup> , Hannu Tenhunen <sup>1</sup> and Juha Plosila <sup>1</sup>	0945	<sup>1</sup> Eindhoven University of Technology, NL; <sup>2</sup> NXP Semiconductors, NL <b>PIM-Aligner: A Processing-in-MRAM Platform for Biological</b> <b>Sequence Alignment</b> Shaahin Angizi <sup>1</sup> , Jiao Sun <sup>1</sup> , Wei Zhang <sup>1</sup> and <b>Deliang Fan</b> <sup>2</sup> <sup>1</sup> University of Central Florida, US; <sup>2</sup> Arizona State University. US

<sup>1</sup>University of Turku, FI; <sup>2</sup>Politecnico di Milano, IT; <sup>3</sup>Nanjing University of Science and Technology, CN

> 1000 Exhibition and Coffee Break

IP4-17

IPs

9 10 11 12 MON TUE WED THU

FRI FRI

# 9.8 SPECIAL SESSION: PANEL: VARIATION-AWARE ANALYZES OF MEGA-MOSFET MEMORIES, CHALLENGES AND SOLUTIONS EXHIBITION THEATRE 0830 - 1000

Moderators: Fir

## Firas Mohamed, Silvaco, FR Jean-Baptiste Duluc, Silvaco, FR

Designing large memories under manufacturing variability requires statistical approaches that rely on SPICE simulations at different Process, Voltage, Temperature operating points to verify that yield requirements will be met. Variation-aware simulations of full memories that consist of millions of transistors is a challenging task for both SPICE simulators and statistical methodology to achieve accurate results.

The ideal solution for variation-aware verifications of full memories would be to run Monte Carlo simulations through SPICE simulators to assess that all the addressable elements enable successful write and read operations. However, this classical approach suffers from practical issues and prevent it to be used. Indeed, for large memory arrays (e.g. MB and more) the number of SPICE simulations to perform would be intractable to achieve a descent statistical precision. Moreover, the SPICE simulation of a single sample of the full-memory netlist that involve millions or billions of MOSFETs and parasitic elements might be very long or impossible because of the netlist size. Unfortunately, Fast-SPICE simulations are not a palatable solution for final verification because the loss of accuracy compared to pure SPICE simulations is difficult to evaluate for such netlists. So far, most of the variation-aware methodologies to analyze and validate Mega-MOSFETs memories rely on the assumption that the sub-blocks of the system (e.g. control unit, IOs, row decoders, column circuitries, memory cells) might be assessed independently. Doing so memory designers apply dedicated statistical approaches for each individual sub-block to reduce the overall simulation time to achieve variation-aware closure. When considering that each element of the memory is independent of its neighborhood, the simulation of the memory is drastically reduced to few MOSFETs on the critical paths (longest paths for read or write memory operation), the other sub-blocks being idealized and estimations being derived under Gaussian assumption. Using such an approach, memory designers avoid the usual statistical simulations of the full memory that is, most of the time, unpractical in terms of duration and load. Although the aforementioned approach has been widely used by memory designers, these methods reach their limits when designing memory for low-power and advanced-node technologies where non idealities arise.

The consequence of less reliable results is that the memory designers compensate by increasing security margins at the expense of performances to achieve satisfactory yield. In this context sub-blocks can no longer be considered individually and Gaussianity no longer prevails, other practical simulation flows are required to verify full memories with satisfying performances. New statistical approaches and simulation flows must handle memory slices or critical paths with all relevant sub-blocks in order to consider element interactions to be more realistic. Additionally, these approaches must handle the hierarchy of the memory to respect variation ranges of each sub-block, from low sigma for control units and IOs to high sigma for highly replicated blocks. Using a virtual reconstruction of the full memory the yield can be asserted without relying on the assumptions of individual sub-block analyzes. With accurate estimation over the full memory, no more security margins are required, and better performances will be reached."

**TECHNICAL SESSIONS – THURSDAY** 

#### Panelists:

Yves Laplanche, ARM, FR Lorenzo Ciampolini, CEA, FR Pierre Faubet, Silvaco, FR

1000 Exhibition and Coffee Break

### IP4 INTERACTIVE PRESENTATIONS POSTER AREA 1000 - 1030 Interactive Presentations run simultaneously during a 30-minute slot. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session IP4-1 HIT: a hidden instruction Trojan model for processors Jiagi Zhang<sup>1</sup>, Ying Zhang<sup>1</sup>, Huawei Li<sup>2</sup> and Jianhui Jiang<sup>3</sup> <sup>1</sup>Tongji University, CN; <sup>2</sup>Chinese Academy of Sciences, CN; <sup>3</sup>School of Software Engineering, Tongji University, CN IP4-2 Bitstream Modification Attack on SNOW 3G Michail Moraitis and Elena Dubrova Roval Institute of Technology - KTH, SE IP4-3 A Machine Learning Based Write Policy for SSD Cache in Cloud Block Storage Yu Zhang<sup>1</sup>, Ke Zhou<sup>1</sup>, Ping Huang<sup>2</sup>, Hua Wang<sup>1</sup>, Jianying Hu<sup>3</sup>, Yangtao Wang<sup>1</sup>, Yongguang Ji<sup>3</sup> and Bin Cheng<sup>3</sup> <sup>1</sup>Huazhong University of Science & Technology, CN; <sup>2</sup>Temple University, US; 3Tencent Technology (Shenzhen) Co., Ltd., CN **IP4-4** You Only Search Once: A Fast Automation Framework for Single-Stage DNN/Accelerator Co-design Weiwei Chen, Ying Wang, Shuang Yang, Cheng Liu and Lei Zhang

Chinese Academy of Sciences, CN

TUE WED THU

# **TECHNICAL SESSIONS – THURSDAY**

	IP4-5	When Sorting Network Meets Parallel Bitstreams: A Fault- Tolerant Parallel Ternary Neural Network Accelerator based on Stochastic Computing Yawen Zhang <sup>1</sup> , Sheng Lin <sup>2</sup> , Runsheng Wang <sup>1</sup> , Yanzhi Wang <sup>2</sup> , Yuan Wang <sup>1</sup> , Weikang Qian <sup>3</sup> and Ru Huang <sup>1</sup> <sup>1</sup> Peking University, CN; <sup>2</sup> Northeastern University, US; <sup>3</sup> Shanghai Jiao Tong	IP4-15	High Density STT-MRAM compiler design, validation and characterization methodology in 28nm FDSOI technology Piyush Jain <sup>1</sup> , Akshay Kumar <sup>1</sup> , Nicolaas Van Winkelhoff <sup>2</sup> , Didier Gayraud <sup>2</sup> , Surya Gupta <sup>1</sup> , Abdelali El Amraoui <sup>2</sup> , Giorgio Palma <sup>2</sup> , Alexandra Gourio <sup>2</sup> , Laurentz Vachez <sup>2</sup> , Luc Palau <sup>2</sup> , Jean- Christophe Buy <sup>2</sup> and Cyrille Dray <sup>2</sup>
	IP4-6	WavePro: Clock-less Wave-Propagated Pipeline Compiler for Low-Power and High-Throughput Computation Yehuda Kra, Adam Teman and Tzachi Noy	IP4-16	And Enlocated Technologies PCLU, IN, And Parke, PA An Approximation-based Fault Detection Scheme for Image Processing Applications Matteo Biasielli, Luca Cassano and Antonio Miele
	IP4-7	DeepNVM: A Framework for Modeling and Analysis of Non- Volatile Memory Technologies for Deep Learning Applications Ahmet Inci, Mehmet M. Isgenc and Diana Marculescu Carregie Mellon University. US	IP4-17	Transport-Free Module Binding for Sample Preparation using Microfluidic Fully Programmable Valve Arrays Gautam Choudhary <sup>1,5</sup> , Sandeep Pal <sup>1</sup> , Debraj Kundu <sup>1</sup> , Sukanta Bhattachariee <sup>2</sup> Shineru Yamashita <sup>3</sup> Bing Li <sup>4</sup> Ulf Schlichtmann <sup>4</sup>
	IP4-8	Editoria Controlative Controlative Control Con		and Sudip Roy <sup>1</sup> <sup>1</sup> IIT Roorkee, IN; <sup>2</sup> IIT Guwahati, IN; <sup>3</sup> Ritsumeikan University, JP; <sup>4</sup> TU Munich, DE; <sup>5</sup> Adobe Research, IN
	IP4-9	ExplFrame: Exploiting Page Frame Cache for Fault Analysis of Block Ciphers Anirban Chakraborty <sup>1</sup> , Sarani Bhattacharya <sup>2</sup> , Sayandeep Saha <sup>1</sup> and Debdeep Mukhopadhyay <sup>1</sup> <sup>1</sup> IIT Kharagpur, IN; <sup>2</sup> KU Leuven, BE	10.1	SPECIAL DAY ON "SILICON PHOTONICS": HIGH- SPEED SILICON PHOTONICS INTERCONNECTS FOR DATA CENTER AND HPC AMPHITHÉÂTRE JEAN PROUVE 1100 - 1230 Chair: Ian O'Connor, École Centrale de Lyon, FR
	IP4-10	XGBIR: An XGBoost-based IR Drop Predictor for Power Delivery Network Chi-Hsien Pao, Yu-Min Lee and An-Yu Su National Chiao Tung University. TW	1100	Co-Chair: Luca Ramini, Hewlett Packard Labs, US The need and challenges of Co-packaging and Optical Integration in Data Centers Liron Gantz
	IP4-11	On Pre-Assignment Route Prototyping for Irregular Bumps on BGA Packages Jyun-Ru Jiang <sup>1</sup> , Yun-Chih Kuo <sup>2</sup> , Simon Chen <sup>3</sup> and Hung-Ming Chen <sup>1</sup>	1130	Mellanox, US Power and Cost Estimate of Scalable All-to-All Topologies with Silicon Photonics Links Luca Ramini
	IP4-12	<sup>1</sup> National Chiao Tung University, TW; <sup>2</sup> National Taiwan University, TW; <sup>3</sup> MediaTek.inc, TW <b>Towards best-effort approximation: Applying NAS to</b> <b>Approximate Computing</b> <b>Weiwei Chen</b> , Ying Wang, Shuang Yang, Cheng Liu and Lei Zhang Chinese Academy of Sciences, CN	1200	Hewlett Packard Labs, US The next frontier in silicon photonic design: experimentally validated statistical models Geoff Duggan <sup>1</sup> , James Pond <sup>1</sup> , Xu Wang <sup>1</sup> , Ellen Schelew <sup>1</sup> , Federico Gomez <sup>1</sup> , Milad Mahpeykar <sup>1</sup> , Ray Chung <sup>1</sup> , Zequin Lu <sup>1</sup> , Parva Samadian <sup>1</sup> , Jens Niegemann <sup>1</sup> Adam Beid <sup>1</sup> Boherto
NOM 6	IP4-13	On the Automatic Exploration of Weight Sharing for Deep Neural Network Compression Etienne Dupuis <sup>1,3</sup> , David Novo <sup>2</sup> , Ian O'Connor <sup>1</sup> and Alberto Bosio <sup>1</sup> <sup>1</sup> Lyon Institute of Nanotechnology, FR; <sup>2</sup> Université de Montpellier, FR;		Armenta <sup>1</sup> , Dylan McGuire <sup>1</sup> , Peng Sun <sup>2</sup> , Jared Hulme <sup>2</sup> , Mudit Jan <sup>2</sup> and Ashkan Seyedi <sup>2</sup> <sup>1</sup> Lumerical, US; <sup>2</sup> Hewlett Packard Labs, US
10 11 TUE WED	IP4-14	<sup>a</sup> École Centrale de Lyon, FR <b>Robust and High-Performance12-T Interlocked SRAM for In-</b> <b>Memory Computing</b> Neelam Surana, Mili Lavania, Abhishek Barma and <b>Joycee Mekie</b> IIT Gandhinagar, IN	1230	Exhibition and Lunch Break
12 THU				

10.2	AUTON	IOMOUS SYSTEMS DESIGN INITIATIV	/E:
	UNCER	TAINTY HANDLING IN SAFE AUTONO	OMOUS
	SYSTEM	MS (UHSAS)	
	CHAMRO	OUSSE 11	00 - 1230
	Chair:	Philipp Mundhenk, Autonomous Intelligent	t Driving
		GmbH, DE	
	Co-Chair:	: Ahmad Adee, Bosch Corporate Research,	DE
1100	Making t	he Relationship between Uncertainty Estima	tion and
	Safety Le	ess Uncertain	
	Peter Sch	hlicht <sup>1</sup> , Vincent Aravantinos <sup>2</sup> and Fabian Hüg	Jer <sup>1</sup>
	<sup>1</sup> Volkswag	gen, DE; <sup>2</sup> AID, DE	
1130	System T	Theoretic View on Uncertainties	
	Roman G	Gansch and Ahmad Adee	
	Robert Bos	sch GmbH, DE	
1200	Detection	n of False Negative and False Positive Sampl	les in
	Semantic	c Segmentation	
	Hanno G	Gottschalk <sup>1</sup> , <b>Matthias Rottmann</b> <sup>1</sup> , Kira Ma	ag¹, Robin
	Chan <sup>1</sup> , Fa	abian Hüger <sup>2</sup> and Peter Schlicht <sup>2</sup>	
	<sup>1</sup> School of	Mathematics & Science and ICMD, DE; <sup>2</sup> Volkswag	en, DE
1230	Exhibitio	n and Lunch Break	

# 10.3 SPECIAL SESSION: NEXT GENERATION ARITHMETIC FOR EDGE COMPUTING

AUTRANS

Chair:

Farhad Merchant, RWTH Aachen University, DE

Co-Chair: Akash Kumar, TU Dresden, DE

Arithmetic is ubiquitous in today's digital world, ranging from embedded to high- performance computing systems. With machine learning at fore in a wide range of application domains from wearables, automotive, avionics to weather prediction, sufficiently accurate yet low-cost arithmetic is the need for the day. Recently, there have been several advances in the domain of computer arithmetic like high-precision anchored numbers from ARM, posit arithmetic by John Gustafson, and bfloat16, etc. as an alternative to IEEE 754-2008 compliant arithmetic.

Optimizations on fixed-point and integer arithmetic are also pursued actively for low-power computing architectures. Furthermore, approximate computing and transprecision/mixed-precision computing have been exciting areas for research forever. While academic research in the domain of computer arithmetic has a long history, industrial adoption of some of these new data-types and techniques is in its early stages and expected to increase in future. bfloat16 is an excellent example of that. In this special session, we bring academia and industry together to discuss latest results and future directions for research in the domain of next-generation computer arithmetic.

Paradigm on Approximate Compute for Complex Perception-Based Neural Networks

Andre Guntoro and Cecilia De la Parra Robert Bosch GmbH, DE

# **TECHNICAL SESSIONS – THURSDAY**

1122	Next Generation FPGA Arithmetic for AI
	Martin Langhammer
	Intel, GB
1144	Application-Specific Arithmetic Design
	Florent de Dinechin
	INSA Lyon, FR
1206	A Comparison of Posit and IEEE 754 Floating-Point Arithmetic
	that Accounts for Exception Handling
	John Gustafson
	National University of Singapore, SG
1230	Exhibition and Lunch Break

## 10.4 DESIGN METHODOLOGIES FOR HARDWARE APPROXIMATION STENDHAL 11

# 1100 - 1230

Chair: Lukas Sekanina, Brno University of Technology, CZ Co-Chair: David Novo, CNRS & University of Montpellier, FR New methods for the design and evaluation of approximate hardware are key to its success. This section shows that these approximation methods are applicable across different levels of hardware description including an RTL design of an approximate multiplier, approximate circuits modelled using binary decision diagrams and a behavioural description used in the context of high level synthesis of hardware accelerators. The papers of this section also show how to address another challenge - an efficient error evaluation - by means of new statistical and formal verification methods.

1100	REALM: Reduced-Error Approximate Log-based Integer
	Multiplier
	Hassaan Saadat <sup>1</sup> , Haris Javaid <sup>2</sup> , Aleksandar Ignjatovic <sup>1</sup> and Sri
	Parameswaran <sup>1</sup>
	<sup>1</sup> University of New South Wales, AU; <sup>2</sup> Xilinx, SG
1130	A fast BDD Minimization Framework for Approximate
	Computing
	Andreas Wendler and Oliver Keszocze
	Friedrich-Alexander-Universität Erlangen-Nürnberg, DE
1200	On the Design of High Performance HW Accelerator through
	High-level Synthesis Scheduling Approximations
	Siyuan Xu and Benjamin Carrion Schaefer
	University of Texas at Dallas, US
1215	Fast Kriging-based Error Evaluation for Approximate Computing
	Systems
	Justine Bonnot <sup>1</sup> , Karol Desnos <sup>1</sup> and Daniel Menard <sup>2</sup>
	<sup>1</sup> Université de Rennes/ Inria/ IRISA, FR; <sup>2</sup> INSA Rennes, FR
IPs	IP5-1, IP5-2
1230	Exhibition and Lunch Break

1100

10.5	EMERGING MACHINE LEARNING APPLICATIONS	1200
	BAYARD 1100 - 1230	
	Chair: Mladen Berekovic, TU Braunschweig, DE	
	Co-Chair: Sophie Quinton, INRIA, FR	IPs
	This session presents new application domains and new models	
	for neural networks, discussing two novel video applications:	1230
	multi-view and surveillance, and discusessing a Bayesian model	
1100	approach for neural networks.	
1100	Communication-efficient View-Pooling for Distributed Inference	10 7
	With Multi-view Neural Networks	10.7
	School of Electrical and Computer Engineering, Purdue University, US	
1130	An Anomaly Comprehension Neural Network for Surveillance	
	Videos on Terminal Devices	
	Yuan Cheng <sup>1</sup> , Guangtai Huang <sup>2</sup> , Peining Zhen <sup>1</sup> , Bin Liu <sup>2</sup> , Hai-Bao	
	<sup>1</sup> Shanghai Jiao Tong University, CN: <sup>2</sup> Southern University of Science and	
	Technology, CN: <sup>3</sup> University of Hong Kong, HK	
1200	BYNQNet: Bayesian Neural Network with Quadratic Activations	
	for Sampling-Free Uncertainty Estimation on FPGA	
	Hiromitsu Awano and Masanori Hashimoto	
	Osaka University, JP	
		1100
1230	Exhibition and Lunch Break	
		1130
10.6	SECURE PROCESSOR ARCHITECTURE	1100
	LESDIGUIÈRES 1100 - 1230	
	Chair: Emanuel Regnath, TU Munich, DE	
	Co-Chair: Erkay Savas, Sabanci University, TR	
	This session proposes an overview of new mechanisms to pro-	1200
	tect processor architectures, boot sequences, caches, and en-	
	ergy management. The solutions strive to address and mitigate	
	a wide range of attack methodologies, with a special focus on	
	new emerging attacks.	
1100	Capturing and Obscuring Ping-Pong Patterns to Mitigate	
	Continuous Attacks	IPs
	Kai wang', Fengkai Yuan', Rui Hou', Zhenzhou Ji' and Dan Mang?	1220
	Werlig <sup>-</sup>	1230
1130	Mitigating Cache-Based Side-Channel Attacks through	
1100	Randomization: A Comprehensive System and Architecture	
	Level Analysis	
	Han Wang <sup>1</sup> , Hossein Sayadi <sup>1</sup> , Avesta Sasan <sup>1</sup> , Setareh Rafatirad <sup>1</sup> ,	
	Houman Homayoun <sup>1,3</sup> , Liang Zhao <sup>1</sup> and Tinoosh Mohsenin <sup>2</sup>	
	<sup>1</sup> George Mason University, US; <sup>2</sup> University of Maryland, Baltimore County,	
	US; <sup>3</sup> University of California, Davis, US	

# TECHNICAL SESSIONS – THURSDAY

1200 IPs	Extending the RISC-V Instruction Set for Hardware Acceleration of the Post-Quantum Scheme LAC Tim Fritzmann <sup>1</sup> , Georg Sigl <sup>1,2</sup> and Johanna Sepúlveda <sup>3</sup> <sup>1</sup> TU Munich, DE; <sup>2</sup> Fraunhofer AISEC, DE; <sup>3</sup> Airbus Defence and Space, DE IP5-3
1230	Exhibition and Lunch Break
10.7	ACCELERATORS FOR NEUROMORPHIC COMPUTING BERLIOZ 1100 - 1230 Chair: Michael Niemier, University of Notre Dame, US Co-Chair: Xunzhao Yin, Zhejiang University, CN In this session, special hardware accelerators based on differ- ent technologies for neuromorphic computing will be presented. These accelerators (i) improve the computing efficiency by using pulse widths to deliver information across memristor crossbars, (ii) enhance the robustness of neuromorphic computing with unary coding and priority mapping, and (iii) explore the modulation of light in transferring information so to push the performance of computing systems to new limits.
1100	A Pulse Width Neuron with Continuous Activation for Processing-In-Memory Engines Shuhang Zhang <sup>1</sup> , Bing Li <sup>1</sup> , Hai (Helen) Li <sup>1,2</sup> and Ulf Schlichtmann <sup>1</sup> ITIL Munich, DE <sup>-2</sup> Dicke University, US
1130	Go Unary: A Novel Synapse Coding and Mapping Scheme for Reliable ReRAM-based Neuromorphic Computing Chang Ma, Yanan Sun, Weikang Qian, Ziqi Meng, Rui Yang and Li Jiang Shanghai Jian Tong University, CN
1200	LightBulb: A Photonic-Nonvolatile-Memory-based Accelerator for Binarized Convolutional Neural Networks Farzaneh Zokaee <sup>1</sup> , Qian Lou <sup>1</sup> , Nathan Youngblood <sup>2</sup> , Weichen Liu <sup>3</sup> , Yiyuan Xie <sup>4</sup> and Lei Jiang <sup>1</sup> <sup>1</sup> Indiana University Bloomington, US; <sup>2</sup> University of Pittsburgh, US; <sup>3</sup> Nanyang Technological University, SG; <sup>4</sup> Southwest University, CN
IPs	IP5-4, IP5-5
1230	

11 10 9 THU WED TUE MON

9 10 11 12 13 MON TUE WED THU FRI

#### 10.8 EXHIBITION THEATRE KEYNOTE AND PUBLISHER'S SESSION **EXHIBITION THEATRE** 1100 - 1230

## Organiser: Ahmed Jerraya, CEA Tech, FR

As special highlight, DATE 2020 Exhibition Theatre features an Exhibition Theatre Keynote providing everybody involved in the design of microelectronics products and applications with very valuable advice and with deep insight into the latest challenges addressed by the world-wide market leader STMicroelectronics. After the keynote researchers are invited to discuss with the leading publisher Springer how to publish their research work.

#### 1100 Exhibition Theatre Keynote: Design-in-the-Cloud: Myth and Reality

### Philippe Quinio

#### STMicroelectronics, FR

The Cloud is promising orders of magnitude savings in time to market for integrated circuits, owing to CPU elasticity. However, practical limitations still mandate a selective approach to the product design flow and the business models have yet to be fully defined by vendors. The economic equation of designing in the cloud is challenging. In addition, design houses, IDMs and OEM customers have to decide to what extent they want to rely on Cloud service providers to maintain the confidentiality of their IP or SOC databases and honor export control requirements, in a context where such concerns are increasingly relevant in EDA vendor and IC supplier selection. This keynote will explore those topics based on ST's own experience and trials.

## Publisher's Session: How to Publish Your Research Work **Charles Glaser**

Springer, US

1200

This publisher's session invites all attendees to discuss how and why to publish their research work with Springer Nature. Charles Glaser, Editorial Director for Springer, will present his advice for collaboration in research dissemination. He will be available in this session, as well as the entire exhibition, to discuss the publication of your next book.

Springer is part of Springer Nature, which has over 13,000 employees in over 50 countries. Springer publishes a wide variety of scientific and technical book and journal content, including over 12,000 book titles per year and over 3,000 journals. Our content is distributed globally, via our online portal known as Springerlink, as well as in-print via springer.com and a variety of retail outlets, e.g., amazon.com. Our book publishing includes a variety of content types, including textbooks, professional books, research monographs, and major reference works. Since Springerlink is accessed by more than 15,000 academic and corporate institutions globally, our authors' work has unparalleled, global reach. We offer our authors individualized, expert relationships, throughout the lifecycle of their publishing effort. This talk will describe the "how" and "why" of publishing with Springer.

Exhibition and Lunch Break

# **TECHNICAL SESSIONS – THURSDAY**

#### 11.0 LUNCHTIME KEYNOTE SESSION AMPHITHÉÂTRE JEAN PROUVE

	Chair:	Gabriela Nicolescu, École Polytechnique de Montréal CA
	Co-Chair:	Luca Ramini, Hewlett Packard Labs, US
1320	Memory	Driven Computing to Revolutionize the Medical
	Sciences	
	Joachim	Schultze
	German Ce	enter for Neurodegenerative Diseases, DE
	> see na	ide 013

1320 - 1350

11.1 SPECIAL DAY ON "SILICON PHOTONICS": ADVANCED APPLICATIONS

#### AMPHITHÉÂTRE JEAN PROUVE 1400 - 1530 Chair: Olivier Sentievs, Université de Rennes, IRISA, INRIA, FR Co-Chair: Gabriela Nicolescu, École Polytechnique de Montréal, CA 1400 System-level evaluation of chip-scale silicon photonic networks for emerging data- intensive applications Aditya Narayan<sup>1</sup>, Yvain Thonnart<sup>2</sup>, Pascal Vivet<sup>2</sup>, Ajay Joshi<sup>1</sup> and Avse Coskun<sup>1</sup> <sup>1</sup>Boston University, US: <sup>2</sup>CEA-Leti, FR 1430 OSCAR: an Optical Stochastic Computing AcceleRator for **Polynomial Functions** Hassnaa El-Derhalli, Sébastien Le Beux and Sofiène Tahar Concordia University, CA 1500 POPSTAR: a Robust Modular Optical NoC Architecture for Chiplet-based 3D Integrated Systems Yvain Thonnart<sup>1</sup>, Stéphane Bernabe<sup>1</sup>, Jean Charbonnier<sup>1</sup>, César Fuget Totolero<sup>1</sup>, Pierre Tissier<sup>1</sup>, Benoit Charbonnier<sup>1</sup>, Stephane Malhouitre<sup>1</sup>, Damien Saint-Patrice<sup>1</sup>, Myriam Assous<sup>1</sup>, Aditya

Narayan<sup>2</sup>, Ayse Coskun<sup>2</sup>, Denis Dutoit<sup>1</sup> and Pascal Vivet<sup>1</sup>

1530 Exhibition and Coffee Break

1CEA-Leti, FR; 2Boston University, US

#### 11.2 AUTONOMOUS SYSTEMS DESIGN INITIATIVE: AUTONOMOUS CYBER-PHYSICAL SYSTEMS: MODELING AND VERIFICATION CHAMROUSSE 1400 - 1530Chair: Nikos Aréchiga, Tovota Research Institute, US Co-Chair: Jyotirmoy V. Deshmukh, University of Southern California, US 1400 Trustworthy Autonomy: Behavior Prediction and Validation Katherine Driggs-Campbell University of Illinois Urbana Champaign, US 1430 On Infusing Logical Reasoning into Robot Learning Marco Pavone Stanford University, US

1500	Formally-Specifiable Agent Behavior Models for Autonomous Vehicle Test Generation Jonathan DeCastro Toyota Research Institute, US
1530	Exhibition and Coffee Break
11.3	SPECIAL SESSION: EMERGING NEURAL         ALGORITHMS AND THEIR IMPACT ON HARDWARE         AUTRANS       1400 - 1530         Chair:       Ian O'Connor, École Centrale de Lyon, FR         Co-Chair:       Michael Niemier, University of Notre Dame, US
1400	Analog Resistive Crossbar Arrays for Neural Network Acceleration Martin Frank IBM, US
1430	In-Memory Computing for Memory Augmented Neural Networks X. Sharon Hu <sup>1</sup> and Anand Raghunathan <sup>2</sup> <sup>1</sup> University of Notre Dame, US: <sup>2</sup> Purdue University, US
1500	Hardware Challenges for Neural Recommendation Systems Udit Gupta Harvard University, US
1530	Exhibition and Coffee Break
11.4	RELIABLE IN-MEMORY COMPUTING         STENDHAL       1400 - 1530         Chair:       Jean-Philippe Noel, CEA-Leti, FR         Co-Chair:       Kvatinsky Shahar, Technion, IL         This session deals with work on the reliability of computing in memories. This includes new design techniques to improve CNN computing in ReRAM going through the co-optimization between device and algorithm to improve the reliability of Re-RAM-based Graph Processing. Moreover, this session also deals with work on the improvment of reliability of well-established STT-MRAM and PCM. Finally, early works presenting stochastic computing and disruptive image processing techniques based on memristor are also discussed.
1400	ReBoc: Accelerating Block-Circulant Neural Networks in ReRAM Yitu Wang <sup>1</sup> , Fan Chen <sup>2</sup> , Linghao Song <sup>2</sup> , CJ. Richard Shi <sup>3</sup> , Hai (Helen) Li <sup>2,4</sup> and Yiran Chen <sup>2</sup> <sup>1</sup> Fudan University, CN; <sup>2</sup> Duke University, US; <sup>3</sup> University of Washington, US; <sup>4</sup> TU Munich, US
1430	GraphRSim: A Joint Device-Algorithm Reliability Analysis for ReRAM-based Graph Processing Chin-Fu Nien <sup>1</sup> , Yi-Jou Hsiao <sup>2</sup> , Hsiang-Yun Cheng <sup>1</sup> , Cheng-Yu Wen <sup>3</sup> , Ya-Cheng Ko <sup>3</sup> and Che-Ching Lin <sup>3</sup> <sup>1</sup> Academia Sinica, TW; <sup>2</sup> National Chiao Tung University, TW; <sup>3</sup> National

# **TECHNICAL SESSIONS – THURSDAY**

1500	STAIR: High Reliable STT-MRAM Aware Multi-Level I/O Cache Architecture by Adaptive ECC Allocation
	Mostafa Hadizadeh, Elham Cheshmikhani and Hossein Asadi
	Sharif University of Technology, IR
1515	Effective Write Disturbance Mitigation Encoding Scheme for
	High-density PCM
	Muhammad Imran, Laehyun Kwon and Joon-Sung Yang
IDe	Sungkyunkwan University, KR
11-5	IF 5*0, IF 5*7
1530	Exhibition and Coffee Break
11.5	COMPILE TIME AND VIRTUALIZATION SUPPORT
	FOR EMBEDDED SYSTEM DESIGN
	BAYARD 1400 - 1530
	Chair: Nicola Bombieri, Università di Verona, IT
	Co-Chair: Rodolfo Pellizzoni, University of Waterloo, CA
	The session leverages compiler support and novel architec-
	tural features, such as virtualization extensions and emerging
	memory structures, to optimize the design flow of modern em-
1400	Dedded Systems.
1400	Phase Applications on SPM Many-Cores
	Vanchinathan Venkataramani, Anui Pathania and Tulika Mitra
	National University of Singapore, SG
1430	Generalized Data Placement Strategies for Racetrack Memories
	Asif Ali Khan, Andres Goens, Fazal Hameed and Jeronimo
	Castrillon
	TU Dresden, DE
1500	ARM-on-ARM: Leveraging Virtualization Extensions for Fast
	Virtual Platforms
	Lukas Jünger <sup>1</sup> , Jan Luca Malte Bölke <sup>2</sup> , Stephan Tobies <sup>2</sup> , Rainer
	Leupers <sup>1</sup> and Andreas Hoffmann <sup>2</sup>
	<sup>1</sup> RWTH Aachen University, DE; <sup>2</sup> Synopsys GmbH, DE
IPs	IP5-8, IP5-9
1530	Exhibition and Coffee Break
11 6	AGING ESTIMATION AND MITIGATION
11.0	
	Chair: Arnaud Virazel Université de Montpellier/LIRMM_ER

**Co-Chair:** Lorena Anghel, Université Grenoble Alpes, FR This session shares improvements in aging calculations of emerging technologies and how to take these reliability aspects into account during power grid design and floorplanning of FPGAs.

Impact of NBTI Aging on Self-Heating in Nanowire FET

<sup>1</sup>Karlsruhe Institute of Technology, DE; <sup>2</sup>IIT Roorkee, IN

Om Prakash<sup>1</sup>, Hussam Amrouch<sup>1</sup>, Sanjeev Kumar Manhas<sup>2</sup> and

12 11 10 9 THU WED TUE MON

105

9 10 11 12 13 MON TUE WED THU FRI

Joerg Henkel<sup>1</sup>

1430	PowerPlanningDL: Reliability-Aware Framework for On-Chip
	Power Grid Design using Deep Learning
	Sukanta Dey, Sukumar Nandi and Gaurav Trivedi
	IIT Guwahati, IN
1500	An Efficient MILP-Based Aging-Aware Floorplanner for Multi-
	Context Coarse-Grained Runtime Reconfigurable FPGAs
	Bo Hu, Mustafa Shihab, Yiorgos Makris, Benjamin Carrion
	Schaefer and Carl Sechen
	University of Texas at Dallas, US
IPs	IP5-10, IP5-11

1530 **Exhibition and Coffee Break** 

#### 11.7 SYSTEM LEVEL SECURITY

	BERLIOZ	-	1400 - 1530
	Chair:	Pascal Benoit, Université de	Montpellier, FR
	Co-Chair	: David Hely, Université Greno	ble Alpes, FR
	The sess	ion focuses on topics of system	n-level security, especial-
	ly related	d to authentication. The papers	span topics of memory
	authentic	cation and group-of-users auth	entication, with a focus
	on loT ap	pplications.	
1400	AMSA: A	Adaptive Merkle Signature Arch	nitecture
	Emanuel	Regnath and Sebastian Steinho	orst
	TU Munich	h, DE	
1430	DISSECT	: Dynamic Skew-and-Split Tree	e for Memory
	Authentication		
	Saru Vig	<sup>1</sup> , Rohan Juneja <sup>2</sup> and <b>Siew Kei</b>	Lam <sup>1</sup>
	<sup>1</sup> Nanyang	Technological University, SG; 2Qual	comm, IN
1500	Design-fl	ow Methodology for Secure G	oup Anonymous
	Authenti	cation	
	Rashmi	Agrawal <sup>1</sup> , Lake Bu <sup>2</sup> , Eliakin d	lel Rosario <sup>1</sup> and Michel
	Kinsy <sup>1</sup>		
	<sup>1</sup> Boston U	niversity, US; <sup>2</sup> Draper Lab, US	
IPs	IP5-12		
1530	Exhibitio	n and Coffee Break	

110		

## SPECIAL SESSION: SELF-AWARE, BIOLOGICALLY-**INSPIRED ADAPTIVE HARDWARE SYSTEMS FOR** ULTIMATE DEPENDABILITY AND LONGEVITY 1400 - 1530

**EXHIBITION THEATRE** Chair: Martin A Trefzer, University of York, GB

Co-Chair: Andy M. Tyrrell, University of York, GB State-of-the-art electronic design allows the integration of complex electronic systems comprising thousands of high-level functions on a single chip. This has become possible and feasible because of the combination of atomic-scale semiconductor technology allowing VLSI of billions of transistors, and EDA tools that can handle their useful application and integration by following strictly hierarchical design methodology. This results in **TECHNICAL SESSIONS – THURSDAY** 

many layers of abstraction within a system that makes it implementable, verifiable and, ultimately, explainable. However, while many layers of abstraction maximise the likelihood of a system to function correctly, this can prevent a design from making full use of the capabilities of current technology. Making systems brittle at a time where NoC- and SoC-based implementations are the only way to increase compute capabilities as clock speed limits are reached, devices are affected by variability and ageing, and heat-dissipation limits impose "dark silicon" constraints. Design challenges of electronic systems are no longer driven by making designs smaller but by creating systems that are ultra-low power, resilient and autonomous in their adaptation to anomalies including faults, timing violations and performance degradation. This gives rise to the idea of self-aware hardware, capable of adaptive behaviours or features taking inspiration from, e.g., biological systems, learning algorithms, factory processes. The challenge is to adopt and implement these concepts while achieving a "next- generation" kind of electronic system which is considered at least as useful and trustworthy as its "classical" counterpart-plus additional essential features for future system design and operation. The goal of this Special Session is to present research from world-leading experts addressing state-of-the-art techniques and devices demonstrating the efficacy of concepts of self-awareness, adaptivity and bio-inspiration in the context of real-world hardware systems and applications with a focus on autonomous resource management at runtime, robustness and performance, and new computing architecture in embedded hardware systems." Embedded Social Insect-Inspired Intelligence Networks for System-level Runtime Management Matthew R. P. Rowlings, Andy Tyrrell and Martin Albrecht Trefzer University of York, GB

- 1420 Optimising Resource Management for Embedded Machine Learning Lei Xun, Long Tran-Thanh, Bashir Al-Hashimi and Geoff Merrett University of Southampton, GB 1440 Emergent Control of MPSoC Operation by a Hierarchical Supervisor / Reinforcement Learning Approach Florian Maurer<sup>1</sup>, Andreas Herkersdorf<sup>1</sup>, Bryan Donyanavard<sup>2</sup>, Amir M. Rahmani<sup>2</sup> and Nikil Dutt<sup>2</sup> <sup>1</sup>TU Munich, DE; <sup>2</sup>University of California, Irvine, US 1500 AstroByte: A multi-FPGA Architecture for Accelerated Simulations of Spiking Astrocyte Neural Networks Shvan Haii Karim, Jim Harkin, McDaid Liam, Gardiner Brvan and Junxiu Liu
- 1530 Exhibition and Coffee Break

Ulster University, GB

1400

TUE WED THU

### IP5 INTERACTIVE PRESENTATIONS POSTER AREA 1530 - 1600 Interactive Presentations run simultaneously during a 30-minute slot. Additionally, each IP paper is briefly introduced in a one-minute presentation in a corresponding regular session IP5-1 Statistical Model Checking of Approximate Circuits: Challenges and Opportunities Josef Strnadel Brno University of Technology, CZ IP5-2 Runtime Accuracy-Configurable Approximate Hardware Synthesis Using Logic Gating and Relaxation Tanfer Alan<sup>1</sup>, Andreas Gerstlauer<sup>2</sup> and Joerg Henkel<sup>1</sup> <sup>1</sup>Karlsruhe Institute of Technology, DE; <sup>2</sup>University of Texas at Austin, US IP5-3 **Post-Quantum Secure Boot** Vinay B. Y. Kumar<sup>1</sup>, Naina Gupta<sup>2</sup>, Anupam Chattopadhyay<sup>1</sup>, Michael Kasper<sup>3</sup>, Christoph Krauss<sup>4</sup> and Ruben Niederhagen<sup>4</sup> <sup>1</sup>Nanyang Technological University, SG: <sup>2</sup>Indraprastha Institute of Information Technology, IN; <sup>3</sup>Fraunhofer Singapore, SG; <sup>4</sup>Fraunhofer SIT, DE IP5-4 **ROQ: A Noise-Aware Quantization Scheme Towards Robust Optical Neural Networks with Low-bit Controls** Jiaqi Gu<sup>1</sup>, Zheng Zhao<sup>1</sup>, Chenghao Feng<sup>1</sup>, Hanqing Zhu<sup>2</sup>, Ray T. Chen<sup>1</sup> and David Z. Pan<sup>1</sup> <sup>1</sup>University of Texas at Austin, US; <sup>2</sup>Shanghai Jiao Tong University, CN IP5-5 Statistical Training for Neuromorphic Computing using Memristor-based Crossbars Considering Process Variations and Noise Ying Zhu<sup>1</sup>, Grace Li Zhang<sup>1</sup>, Tianchen Wang<sup>2</sup>, Bing Li<sup>1</sup>, Yiyu Shi<sup>2</sup>, Tsung-Yi Ho<sup>3</sup> and Ulf Schlichtmann<sup>1</sup> <sup>1</sup>TU Munich, DE; <sup>2</sup>University of Notre Dame, US; <sup>3</sup>National Tsing Hua University, TW IP5-6 Computational Restructuring: Rethinking Image Processing using Memristor Crossbar Arrays Baogang Zhang, Necati Uysal and Rickard Ewetz University of Central Florida, US IP5-7 SCRIMP: A General Stochastic Computing Acceleration Architecture using ReRAM in-Memory Processing Saransh Gupta<sup>1</sup>, Mohsen Imani<sup>1</sup>, Joonseop Sim<sup>1</sup>, Andrew Huang<sup>1</sup>, Fan Wu<sup>1</sup>, M. Hassan Naiafi<sup>2</sup> and Taiana Rosing<sup>1</sup> <sup>1</sup>University of California, San Diego, US; <sup>2</sup>University of Louisiana, US IP5-8 **TDO-CIM:** Transparent Detection and Offloading for **Computation In-memory** Kanishkan Vadivel<sup>1</sup>, Lorenzo Chelini<sup>2</sup>, Ali BanaGozar<sup>1</sup>, Gagandeep Singh<sup>2</sup>, Stefano Corda<sup>2</sup>, Roel Jordans<sup>1</sup> and Henk Corporaal<sup>1</sup> <sup>1</sup>Eindhoven University of Technology, NL; <sup>2</sup>IBM Research, CH IP5-9 BackFlow: Backward Edge Control Flow Enforcement for Low End ARM Microcontrollers Cyril Bresch<sup>1</sup>, David Hély<sup>1</sup> and Roman Lysecky<sup>2</sup> <sup>1</sup>LCIS - Grenoble INP, FR; <sup>2</sup>University of Arizona, US IP5-10 **Delay Sensitivity Polynomials Based Design-Dependent** Performance Monitors for Wide Operating Ranges Ruikai Shi<sup>1</sup>, Liang Yang<sup>2</sup> and Hao Wang<sup>2</sup> 1Chinese Academy of Sciences/ University of Chinese Academy of Sciences, CN; <sup>2</sup>Loongson Technology Corporation Ltd., CN

# **TECHNICAL SESSIONS – THURSDAY**

IP5-11 IP5-12	Mitigation of Sense Amplifier Degradation Using Skewed Design Daniel Kraak <sup>1</sup> , Mottaqiallah Taouil <sup>1</sup> , Said Hamdioui <sup>1</sup> , Pieter Weckx <sup>2</sup> , Stefan Cosemans <sup>2</sup> and Francky Catthoor <sup>2</sup> <sup>1</sup> TU Delft, NL; <sup>2</sup> imec, BE Blockchain Technology Enabled Pay Per Use Licensing Approach for Hardware IPs Krishnendu Guha, Debasri Saha and Amlan Chakrabarti University of Calcutta, IN
12.1	SPECIAL DAY ON "SILICON PHOTONICS": DESIGN AUTOMATION FOR PHOTONICS AMPHITHÉÂTRE JEAN PROUVE 1600 - 1730
	Chair: Dave Penkler, SCINTIL Photonics, US
1600	Co-Chair: Luca Ramini, Hewlett Packard Labs, OS Opportunities for Cross-Layer Design in High-Performance Computing Systems with Integrated Silicon Photonic Networks Asif Mirza, Shadi Manafi Avari, Ebadollah Taheri, Sudeep Pasricha and Mahdi Nikdast
1630	Colorado State University, US Design and validation of photonic IP macros based on foundry
1030	PDKs
	Ruping Cao, François Chabert and Pieter Dumon
1700	Luceda Photonics, BE Efficient Optical Power Delivery System for Hybrid Electronic- Photonic Manycore Processors Shixi Chen, Jiang Xu, Xuanqi Chen, Zhifei Wang, Jun Feng, Jiaxu Zhang, Zhongyuan Tian and Xiao Li Hong Kong University of Science and Technology, HK
12.2	AUTONOMOUS SYSTEMS DESIGN INITIATIVE: EMERGING APPROACHES TO AUTONOMOUS SYSTEMS DESIGN CHAMROUSSE 1600 - 1730 Chair: Dirk Ziegenbein, Robert Bosch GmbH, DE Cochair: Sebastian Steinborst TU Munich DE
1600	A Preliminary View on Automotive Cyber Security Management
	Systems Christoph Schmittner <sup>1</sup> , Jürgen Dobaj <sup>2</sup> , Georg Macher <sup>2</sup> and Eugen Brenner <sup>2</sup>
1620	Towards Safety Verification of Direct Perception Neural
	Networks Chih-Hong Cheng <sup>1</sup> , Chung-Hao Huang <sup>2</sup> , Thomas Brunner <sup>2</sup> and Vahid Hashemi <sup>3</sup> <sup>1</sup> DENSO Automotive Deutschland GmbH, DE; <sup>2</sup> Fortiss, DE; <sup>3</sup> Audi AG, DE

10 11 12 TUE WED THU

FRI 13

1640 1700 1730	Minimizing Execution Duration in the Presence of Learning- Enabled Components Kunal Agrawal <sup>1</sup> , Sanjoy Baruah <sup>1</sup> , Alan Burns <sup>2</sup> and Abhishek Singh <sup>1</sup> <sup>1</sup> Washington University in Saint Louis, US; <sup>2</sup> University of York, GB Discussion Autonomous Systems Design Initiative: Reception supported by AID – Autonomous Intelligent Driving GmbH SALLE OISANS Access for invited participants only.
<ul><li>12.3</li><li>1600</li><li>1630</li><li>1700</li></ul>	PACONFIGURABLE SYSTEMS FOR MACHINE LARNING MICANNA STATES AND

# **TECHNICAL SESSIONS – THURSDAY**

#### 12.4 APPROXIMATE COMPUTING WORKS! **APPLICATIONS & CASE STUDIES** STENDHAL

1600 - 1730

- Chair: Oliver Keszocze, Friedrich-Alexander-University Erlangen-Nuremberg, DE
- Co-Chair: Benjamin Carrion Schaefer, University of Texas at Dallas, US

Approximate computing leverages the fact that many applications are tolerant of incorrect results. This session highlights that by presenting methods and applications that optimize the tradeoff between area, power and output error. At the same time it is important to ensure that the approximation approaches are scalable because complex problems are addressed. While some of these approaches completely work at the application level, others are oriented towards optimizing key subcircuits.

- 1600 Towards Generic and Scalable Word-Length Optimization Van-Phu Ha<sup>1</sup>, Tomofumi Yuki<sup>2</sup> and Olivier Sentievs<sup>2</sup> <sup>1</sup>Université de Rennes/ Inria/ IRISA, FR; <sup>2</sup>INRIA, FR 1630 Trading Sensitivity for Power in an IEEE 802.15.4 Conformant
  - Adequate Demodulator

Paul Detterer<sup>1</sup>, Cumhur Erdin<sup>1</sup>, Jos Huisken<sup>1</sup>, Hailong Jiao<sup>1</sup>, Majid Nabi<sup>1</sup>, Twan Basten<sup>1</sup> and Jose Pineda de Gyvez<sup>2</sup> <sup>1</sup>Eindhoven University of Technology, NL; <sup>2</sup>NXP Semiconductors, US

1700 Approximation Trade Offs in an Image-Based Control System Sayandip De, Sajid Mohamed, Konstantinos Bimpisidis, Dip Goswami, Twan Basten and Henk Corporaal Eindhoven University of Technology, NL

#### 12.5 CYBER-PHYSICAL SYSTEMS FOR MANUFACTURING AND TRANSPORTATION BAYARD

#### 1600 - 1730

Chair: Ulrike Thomas, Chemnitz University of Technology, DE Co-Chair: Robert De Simone, INRIA, FR

Modeling and design of transportation and manufacturing systems from a cyber-physical system (CPS) perspective have lately attracted extensive attention and the session covers various aspects, from modelling of traffic intersections and control of traffic signals, to implementations of iterative learning controllers for control blocks. Other contributions deal with the selection of network architectures for manufacturing plants and the Digital Twin of production processes for validation.

1600	CPS-oriented Modeling and Control of Traffic Signals Using			
	Adaptive Back Pressure			
	Wanli Chang <sup>1</sup> , Debayan Roy <sup>2</sup> , Shuai Zhao <sup>1</sup> , Anuradha			
	Annaswamy <sup>3</sup> and Samarjit Chakraborty <sup>2</sup>			
	<sup>1</sup> University of York, GB; <sup>2</sup> TU Munich, DE; <sup>3</sup> Massachusetts Institute o			
	Technology, US			

#### 1630 Network Synthesis for Industry 4.0 Enrico Fraccaroli, Alan Michael Padovani, Davide Quaglia and Franco Fummi Università di Verona, IT

1700	Production Recipe Validation through Formalization and Digital Twin Generation Stefano Spellini <sup>1</sup> , Roberta Chirico <sup>1</sup> , Marco Panato <sup>1</sup> , Michele Lora <sup>2</sup> and Franco Fummi <sup>1</sup> <sup>1</sup> Università di Verona, IT; <sup>2</sup> Singapore University of Technology and Design, SG Parallel Implementation of Iterative Learning Controllers on Multi-core Platforms Mojtaba Haghi, Yusheng Yao, Dip Goswami and Kees Goossens Eindhoven University of Technology, NL	1
		1
12.6	INDUSTRIAL EXPERIENCE: FROM WAFER-LEVEL UP TO IOT SECURITY	
	LESDIGUIÈRES       1600 - 1730         Chair:       Enrico Macii, Politecnico di Torino, IT         Co-Chair:       Norbert Wehn, TU Kaiserslautern, DE         This session addresses recent industrial experiences covering all         Design Levels from Technology up to System Level	1
1600	Wafer-Level Test Path Pattern Recognition and Test Characteristics for Test-Induced Defect Diagnosis Andrew Yi-Ann Huang <sup>1</sup> , Katherine Shu-Min Li <sup>2</sup> , Ken Chau- Cheung Cheng <sup>1</sup> , Ji-Wei Li <sup>1</sup> , Leon Li-Yang Chen <sup>2</sup> , Nova Cheng- Yen Tsai <sup>1</sup> , Sying-Jyan Wang <sup>3</sup> , Chen-Shiun Lee <sup>1</sup> , Leon Chou <sup>1</sup> , Peter Yi-Yu Liao <sup>1</sup> , Hsing-Chung Liang <sup>4</sup> and Jwu E Chen <sup>5</sup>	1
1615	<ul> <li>TW; <sup>3</sup>National Chung-Hsing University, TW; <sup>4</sup>Chung Yuan Christian University, TW; <sup>4</sup>Chung Yuan Christian University, TW; <sup>4</sup>National Central University, TW</li> <li>A Method of Via Variation Induced Delay Computation Moonsu Kim<sup>1</sup>, Yun Heo<sup>1</sup>, Seungjae Jung<sup>1</sup>, Kelvin Le<sup>2</sup>, Jongpil Lee<sup>1</sup>, Youngmin Shin<sup>1</sup>, Nathaniel Conos<sup>2</sup> and Hanif Fatemi<sup>2</sup></li> </ul>	1
1630	<sup>1</sup> Samsung, KR; <sup>2</sup> Synopsys, US Fully Automated Analog Sub-Circuit Clustering with Graph Convolutional Neural Networks Keertana Settaluri <sup>1</sup> and Elias Fallon <sup>2</sup>	
1645	<sup>1</sup> University of California, Berkeley, US; <sup>2</sup> Cadence Design Systems, US EVPS: An Automotive Video Acquisition and Processing Platform Christophe Flouzat, Erwan Piriou, Mickael Guibert, Bojan Jovanovic and Mohamad Oussayran	
1700	<ul> <li><sup>1</sup>CEA LIST, FR</li> <li>An On-board Algorithm Implementation on an Embedded GPU:</li> <li>A Space Case Study</li> <li>Ivan Rodriguez<sup>1</sup>, Leonidas Kosmidis<sup>2</sup>, Olivier Notebaert<sup>3</sup>,</li> <li>Francisco J Cazorla<sup>2</sup> and David Steenari<sup>4</sup></li> <li><sup>1</sup>UPC/ BSC, ES; <sup>2</sup>BSC, ES; <sup>3</sup>Airbus Defence and Space, FR; <sup>4</sup>European</li> </ul>	
1715	Space Agency, NL <b>TLS-Level Security for Low Power Industrial IoT Network</b> <b>Infrastructures</b> Jochen Mades <sup>1</sup> , Gerd Ebelt <sup>1</sup> , Boris Janjic <sup>1</sup> , Frederik Lauer <sup>2</sup> , Carl Rheinländer <sup>2</sup> and Norbert Wehn <sup>2</sup> <sup>1</sup> KSB SE & Co. KGaA, DE; <sup>2</sup> TU Kaiserslautern, DE	

# **TECHNICAL SESSIONS – THURSDAY**

12.7	POWER-EFFICIENT MULTI-CORE EMBEDDED ARCHITECTURES		
	BERLIOZ 1600 - 1730		
	Chair: Andreas Burg, EPFL, CH		
	Co-Chair: Semeen Rehman, TU Wien, AT		
	This session has papers that provide power-efficiency solutions		
	for multi-core embedded architectures. Techniques discussed in		
	the session are related to the architectural measures as well as		
effectively controlling voltage-frequency settings using			
	learning based on user experiences.		
1600	Tuning the ISA for increased heterogeneous computation in		
	MPSoCs		
	Pedro Henrique Exenberger Becker, Jeckson Dellagostin Souza		
	and Antonio Carlos Schneider Beck		
	Universidade Federal do Rio Grande do Sul, BR		
1630	User Interaction Aware Reinforcement Learning for Power and		
	Thermal Efficiency of CPU-GPU Mobile MPSoCs		
	Somdip Dey <sup>1</sup> , Amit Kumar Singh <sup>1</sup> , Xiaohang Wang <sup>2</sup> and Klaus		
	McDonald-Maier <sup>1</sup>		
	<sup>1</sup> University of Essex, GB; <sup>2</sup> South China University of Technology, CN		
1700	Energy-Efficient Two-level Instruction Cache Design for an		
	Ultra-Low-Power Multi-core Cluster		
	Jie Chen <sup>1</sup> , Igor Loi <sup>2</sup> , Luca Benini <sup>1</sup> and Davide Rossi <sup>1</sup>		
	<sup>1</sup> Università di Bologna, IT; <sup>2</sup> GreenWaves Technologies, FR		

# 12.8 SPECIAL SESSION: EDA CHALLENGES IN MONOLITHIC 3D INTEGRATION: FROM CIRCUITS TO SYSTEMS EXHIBITION THEATRE 1600 - 1730

Chair: Pascal Vivet, CEA-Leti, FR

Co-Chair: Mehdi Tahoori, Karlsruhe Institute of Technology, DE Monolithic-3D integration (M3D) has the potential to improve the performance and energy efficiency of 3D ICs over conventional TSV-based counterparts. By using significantly smaller inter-layer vias (ILVs), M3D offers the "true" benefits of utilizing the vertical dimension for system integration: M3D provides ILVs that are 100x smaller than a TSV and have similar dimensions as normal vias in planar technology. This allows M3D to enable high-performance and energy-efficient systems through higher integration density, flexible partitioning of logic blocks across multiple layers, and significantly lower total wire-length. From a system design perspective, M3D is a breakthrough technology to achieve "More Moore and More Than Moore," and opens up the possibility of creating manycore chips with multi-tier cores and network routers by utilizing ILVs. Importantly, this allows us to create scalable manycore systems that can address the communication and computation needs of big data, graph analytics, and other data-intensive parallel applications. In addition, the dramatic reduction in via size and the resulting increase in density opens up numerous opportunities for design optimizations in the manycore domain.

10 11 12 TUE WED THU

# **EXHIBITION THEATRE**

1600	M3D-ADTCO: Monolithic 3D Architecture, Design and			
	Technology Co-Optimization for High Energy-Efficient 3D IC			
	Sebastien Thuries, Olivier Billoint, Sylvain Choisent, Didier			
	Lattard, Romain Lemaire and Perrine Batude			
	CEA-Leti, FR			
1630	Design of a Reliable Power Delivery Network for Monolithic 3D ICs			
	Shao-Chun Hung and Krishnendu Chakrabarty			
	Duke University, US			
1700	Power-Performance-Thermal Trade-offs in M3D-Enabled			
	Manycore Chips			
	Shouvik Musavvir <sup>1</sup> , Anwesha Chatterjee <sup>1</sup> , Ryan Kim <sup>2</sup> , Daehyun			
	Kim <sup>1</sup> , Janardhan Rao Doppa <sup>1</sup> and Partha Pratim Pande <sup>1</sup>			
	1W/ashington State University, US: 2Colorado State University, US			

**Exhibition Theatre Chair: Jürgen Haase**, edacentrum GmbH, DE In addition to the conference programme, there will be 10 Exhibition Workshops as part of the exhibition. These workshops will feature technical presentations on the state-of-the-art in our industry, tutorials, a selection of special sessions from the conference and as a special highlight an Exhibition Theatre Keynote. The theatre is located next to the exhibition hall, close to the booths and the rooms of the technical conference.

The Exhibition Theatre sessions are open to conference delegates as well as to exhibition visitors.

3.8

## SOLUTIONS FOR AI ON CHIP USING NEUROMORPHIC HARDWARE, FOR AI FROM EDGE TO CLOUD AND FOR POWER-EFFICIENCY

# TUESDAY | 1430 - 1615 > SEE PAGE 052

In this session, Intel and Andes Technology will cover the implementation of AI highlighting neuromorphic hardware, RISC-V and AI from edge to cloud. Dolphin Design will show how to speed up the design of the required power-efficient SoC.

# 4.8 SOLUTIONS FOR SIP IMPLEMENTATION, IN-SYSTEM TEST AND NOC/SOC TEST

TUESDAY | 1700 - 1830> SEE PAGE 061In this session, Mentor, a Siemens Business, ATOS and Zukenwill cover in-system test for automotive, test of scalable NoC/SoC and a co-design environment for SiP implementation.

5.8	SPECIAL SESSION: HIGH-LEVEL	SYNTHESIS FOR AI
	HARDWARE	
	WEDNESDAY   0830 - 1000	> SEE PAGE 068

# 6.8 SOLUTIONS FOR EDA DESIGN ENVIRONMENTS

 $\label{eq:WEDNESDAY | 1100 - 1230 > SEE PAGE 076 \\ In this session, Altair and SEMI/ESDA will cover design environments and IP enabling for different levels of abstraction and multi-physics simulations, as well as the Heterogeneous Integration Roadmap (HIR) for connecting design, manufacturing and assembly.$ 

# **EXHIBITION THEATRE**

# **EXHIBITION THEATRE**

#### 7.8 SYSTEMC-BASED VIRTUAL PROTOTYPING: FROM SOC MODELING TO THE DIGITAL TWIN REVOLUTION WEDNESDAY | 1430 - 1600 > SEE PAGE 081

SystemC-based virtual prototyping has been adopted and deployed for several years in the semiconductor industry, to implement the shift-left paradigm. While interest has been long focused on SoC modeling, the trends are now to extend the modeling activities to the next level, as part of the digital twin revolution. In this session, the multiple benefits of this approach are discussed, as well as the upcoming challenges, both from an industrial and an academic perspective.

#### 8.8 MATHWORKS TUTORIAL

WEDNESDAY | 1700 - 1830 > SEE PAGE 088 Please see online programme for details.

#### 9.8 SPECIAL SESSION - PANEL: VARIATION-AWARE ANALYZES OF MEGA-MOSFET MEMORIES. CHALLENGES AND SOLUTIONS THURSDAY | 0830 - 1000 > SEE PAGE 094

#### 10.8 EXHIBITION THEATRE KEYNOTE AND PUBLISHER'S SESSION

As special highlight, DATE 2020 Exhibition Theatre features an Exhibition Theatre Keynote providing everybody involved in the design of microelectronics products and applications with very valuable advice and with deep insight into the latest challenges addressed by the world-wide market leader STMicroelectronics. After the keynote, researchers are invited to discuss with the leading publisher Springer how to publish their research work.

# **EXHIBITION THEATRE KEYNOTE: DESIGN-IN-THE-CLOUD: MYTH AND REALITY**

### THURSDAY | 1100 - 1200

The Cloud is promising orders of magnitude savings in time to market for integrated circuits, owing to CPU elasticity. However, practical limitations still mandate a selective approach to the product design flow and the business models have yet to be fully defined by vendors. The economic equation of designing in the cloud is challenging. In addition, design houses, IDMs and OEM customers have to decide to what extent they want to rely on Cloud service providers to maintain the confidentiality of their IP or SOC databases and honor export control requirements, in a context where such concerns are increasingly relevant in EDA vendor and IC supplier selection. This keynote will explore those topics based on ST's own experience and trials.

# PUBLISHER'S SESSION: HOW TO PUBLISH YOUR **RESEARCH WORK**

THURSDAY | 1200 - 1230 > SEE PAGE 102 This publisher's session invites all attendees to discuss how and why to publish their research work with Springer Nature. Charles Glaser, Editorial Director for Springer, will present his advice for collaboration in research dissemination. He will be available in this session, as well as the entire exhibition, to discuss the publication of your next book.

11.8 SPECIAL SESSION: SELF-AWARE, BIOLOGICALLY-**INSPIRED ADAPTIVE HARDWARE SYSTEMS FOR** ULTIMATE DEPENDABILITY AND LONGEVITY THURSDAY | 1400 - 1530 > SEE PAGE 106

#### 12.8 SPECIAL SESSION: EDA CHALLENGES IN MONOLITHIC 3D INTEGRATION: FROM CIRCUITS TO SYSTEMS THURSDAY | 1600 - 1730 > SEE PAGE 113

TUE WED THU

116

> SEE PAGE 102

The University Booth is organised during DATE and will be located in the **exhibition area at booth 11**. All demonstrations will take place from **Tuesday**, **10 March 2020**, **to Thursday**, **12 March 2020** during DATE. Universities and public research institutes have been invited to submit hardware or software demonstrators.

The University Booth programme is composed of **42 demonstrations** from **11 countries**, presenting software and hardware solutions. The programme is organised in **11 sessions** of 2 or 2.5 h duration and will cover the topics:

- Electronic Design Automation Prototypes
- Hardware Design and Test Prototypes
- Embedded Systems Design

The University Booth at DATE 2020 invites you to find out more about the latest trends in software and hardware from the international research community.

Most demonstrators will be shown more than once, giving visitors more flexibility to come to the booth and find out about the latest innovations.

We are sure that the demonstrators will give an attractive supplement to the DATE conference program and exhibition. We would like to thank all contributors to this programme.

More information is available online at

https://www.date-conference.com/exhibition/university-booth. The University Booth programme is included in the conference booklet and available online at https://www.date-conference. com/exhibition/university-booth/programme. The following demonstrators will be presented at the University Booth.

## A BINARY TRANSLATION FRAMEWORK FOR AUTOMATED HARDWARE GENERATION

Authors: Nuno Paulino and João Canas Ferreira INESC TEC / University of Porto, PT

Timeslots:

### UB07.3 | Wednesday, 11 March 2020 | 1400 - 1600

Abstract: Hardware specialization is an efficient solution for maximization of performance and minimization of energy consumption. This work is based on automated detection of workload by analysis of a compiled application, and on the automated generation of specialized hardware modules. We will present the current version of the binary analysis and translation framework. Currently, our implementation is capable of processing ARMv8 and MicroBlaze (32-bit) Executable and Linking Format (ELF) files or instruction traces. The framework can interpret the instructions for these two ISAs, and detect different types of instruction patterns. After detection, segments are converted into CDFG representations exposing the underlying Instruction Level Parallelism which we aim to exploit via automated hardware generation. On-going work is addressing the extraction of cyclical execution traces or static code blocks, more methods of hardware generation.

A DIGITAL MICROFLUIDICS BIO-COMPUTING PLATFORM

Authors: Georgi Tanev, Luca Pezzarossa, Winnie Edith Svendsen and Jan Madsen

TU Denmark, DK

Timeslots:

**UB02.2** | Tuesday, 10 March 2020 | 1230 - 1500

**UB06.1** | Wednesday, 11 March 2020 | 1200 - 1400

UB08.2 | Wednesday, 11 March 2020 | 1600 - 1800

Abstract: Digital microfluidics is a lab-on-a-chip (LOC) technology used to actuate small amounts of liquids on an array of individually addressable electrodes. Microliter sized droplets can be programmatically dispensed, moved, mixed, split, in a controlled environment which combined with miniaturized sensing techniques makes LOC suitable for a broad range of applications in the field of medical diagnostics and synthetic biology. Furthermore, a programmable digital microfluidics platform holds the potential to add a "fluidic subsystem" to the classical computation model thus opening the doors for cyber-physical bio-processors. To facilitate the programming and operation of such bio-fluidic computing, we propose dedicated instruction set architecture and virtual machine. A set of digital microfluidic core instructions as well as classic computing operations are executed on a virtual machine, which decouples the protocol execution from the LOC functionality.

# AT-SPEED DFT ARCHITECTURE FOR BUNDLED-DATA CIRCUITS

Authors: Ricardo Aquino Guazzelli and Laurent Fesquet Université Grenoble Alpes, FR

Timeslots:

# UB02.5 | Tuesday, 10 March 2020 | 1230 - 1500

UB05.7 | Wednesday, 11 March 2020 | 1000 - 1200

Abstract: At-speed testing for asynchronous circuits is still an open concern in the literature. Due to its timing constraints between control and data paths, Design for Testability (DfT) methodologies must test both control and data paths at the same time in order to guarantee the circuit correctness. As Process Voltage Temperature (PVT) variations significantly impact circuit design in newer CMOS technologies and low-power techniques such as voltage scaling, the timing constraints between control and data paths must be tested after fabrication not only under nominal conditions but through a range of operating conditions. This work explores an at-speed testing approach for bundled data circuits, targetting the micropipeline template. The main target of this test approach focuses on whether the sized delay lines in control paths respect the local timing assumptions of the data paths.

# ATECES: AUTOMATED TESTING THE ENERGY CONSUMPTION OF EMBEDDED SYSTEMS

Authors: Eduard Enoiu

Mälardalen University, SE

### Timeslots:

## UB10.10 | Thursday, 12 March 2020 | 1200 - 1430 UB11.1 | Thursday, 12 March 2020 | 1430 - 1630

Abstract: The demostrator will focus on automatically generating test suites by selecting test cases using random test generation and mutation testing is a solution for improving the efficiency and effectiveness of testing. Specifically, we generate and select test cases based on the concept of energy-aware mutants, small syntactic modifications in the system architecture, intended to mimic real energy faults. Test cases that can distinguish a certain behavior from its mutations are sensitive to changes, and hence considered to be good at detecting faults. We applied this method on a brake by wire system and our results suggest that an approach that selects test cases showing diverse energy consumption can increase the fault detection ability. This kind of results should motivate both academia and industry to investigate the use of automatic test generation for energy consumption.

# BCFELEAM: BACKFLOW: BACKWARD EDGE CONTROL FLOW ENFORCEMENT FOR LOW END ARM REAL-TIME SYSTEMS

Authors: Bresch Cyril<sup>1</sup>, David Héy<sup>1</sup>, Roman Lysecky<sup>2</sup> and Stephanie Chollet<sup>1</sup>

<sup>1</sup>LCIS, FR; <sup>2</sup>University of Arizona, US

Timeslots:

# UB05.4 | Wednesday, 11 March 2020 | 1000 - 1200 UB07.2 | Wednesday, 11 March 2020 | 1400 - 1600

Abstract: The C programming language is one of the most popular languages in embedded system programming. Indeed, C is efficient, lightweight and can easily meet high performance and deterministic real-time constraints. However, these assets come at a certain price. Indeed, C does not provide extra features for memory safety. As a result, attackers can easily exploit spatial memory vulnerabilities to hijack the execution flow of an application. The demonstration features a real-time connected infusion pump vulnerable to memory attacks. First, we showcase an exploit that remotely takes control of the pump. Then, we demonstrate the effectiveness of BackFlow, an LLVM-based compiler extension that enforces control-flow integrity in lowend ARM embedded systems.

## BROOK SC: HIGH-LEVEL CERTIFICATION-FRIENDLY PROGRAMMING FOR GPU-POWERED SAFETY CRITICAL SYSTEMS

Authors: Marc Benito, Matina Maria Trompouki and Leonidas Kosmidis BSC / UPC, ES

Timeslots:

UB04.7 | Tuesday, 10 March 2020 | 1730 - 1930 UB11.2 | Thursday, 12 March 2020 | 1430 - 1630

Abstract: Graphics processing units (GPUs) can provide the increased performance required in future critical systems, i.e. automotive and avionics. However, their programming models, e.g. CUDA or OpenCL, cannot be used in such systems as they violate safety critical programming guidelines. Brook SC (https://github.com/lkosmid/brook) was developed in UPC/BSC to allow safety-critical applications to be programmed in a CU-DA-like GPU language, Brook, which enables the certification while increasing productivity. In our demo, an avionics application running on a realistic safety critical GPU software stack and hardware is show cased. In this Bachelor's thesis project, which was awarded a 2019 HiPEAC Technology Transfer Award, an Airbus prototype application performing general-purpose computations with a safety-critical graphics API was ported to Brook SC in record time, achieving an order of magnitude reduction in the lines of code to implement the same functionality without performance penalty.

# CATANIS: CAD TOOL FOR AUTOMATIC NETWORK SYNTHESIS

Authors: Davide Quaglia, Enrico Fraccaroli, Filippo Nevi and Sohail Mushtaq

Università di Verona, IT

Timeslots:

**UB01.8** | Tuesday, 10 March 2020 | 1030 - 1230

UB05.8 | Wednesday, 11 March 2020 | 1000 - 1200

Abstract: The proliferation of communication technologies for embedded systems opened the way for new applications, e.g., Smart Cities and Industry 4.0. In such applications hundreds or thousands of smart devices interact together through different types of channels and protocols. This increasing communication complexity forces computer-aided design methodologies to scale up from embedded systems in isolation to the global inter-connected system. Network Synthesis is the methodology to optimally allocate functionality onto network nodes and define the communication infrastructure among them. This booth will demonstrate the functionality of a graphic tool for automatic network synthesis developed by the Computer Science Department of University of Verona. It allows to graphically specify the communication requirements of a smart space (e.g., its map can be considered) in terms of sensing and computation tasks together with a library of node types and communication protocols to be used.

## CSI-REPUTE: A LOW POWER EMBEDDED DEVICE CLUSTERING APPROACH TO GENOME READ MAPPING

Authors: Tousif Rahman<sup>1</sup>, Sidharth Maheshwari<sup>1</sup>, Rishad Shafik<sup>1</sup>, Ian Wilson<sup>1</sup>, Alex Yakovlev<sup>1</sup> and Amit Acharyya<sup>2</sup> <sup>1</sup>Newcastle University, GB; <sup>2</sup>IIT Hyderabad, IN Timeslots:

# **UB03.6** | Tuesday, 10 March 2020 | 1500 - 1730 **UB04.6** | Tuesday, 10 March 2020 | 1730 - 1930

Abstract: The big data challenge of genomics is rooted in its requirements of extensive computational capability and results in large power and energy consumption. To encourage widespread usage of genome assembly tools there must be a transition from the existing predominantly software-based mapping tools, optimized for homogeneous high-performance systems, to more heterogeneous low power and cost-effective mapping systems. This demonstration will show a cluster system implementation for the REPUTE algorithm, (An OpenCL based Read Mapping Tool for Embedded Genomics) where cluster nodes are composed of low power single board computer (SBC) devices and the algorithm is deployed on each node spreading the genomic workload, we propose a working concept prototype to challenge current conventional high-performance many-core CPU based cluster nodes. This demonstration will highlight the advantage in the power and energy domains of using SBC clusters enabling potential solutions to low-cost genomics.

## DEEPSENSE-FPGA: FPGA ACCELERATION OF A MULTIMODAL NEURAL NETWORK

Authors: Mehdi Trabelsi Ajili and Yuko Hara-Azumi Tokyo Institute of Technology, JP Timeslots:

# UB07.7 | Wednesday, 11 March 2020 | 1400 - 1600

# UB10.7 | Thursday, 12 March 2020 | 1200 - 1430

Abstract: Currently, Internet of Things and Deep Learning (DL) are merging into one domain and creating outstanding technologies for various classification tasks. Such technologies require complex DL networks that are mainly targeting powerful platforms with rich computing resources like servers. Therefore, for resource-constrained embedded systems, new challenges of size, performance and power consumption have to be considered, particularly when edge devices handle multimodal data, i.e., different types of real-time sensing data (voice, video, text, etc.). Our ongoing project is focused on DeepSense, a multimodal DL framework combining Convolutional Neural Networks (CNN) and Recurrent Neural Networks (RNN) to process time-series data, such as accelerometer and gyroscope to detect human activity. We aim at accelerating DeepSense by FPGA (Xilinx Zynq) in a hardware-software co-design manner. Our demo will show the latest achievements through latency and power consumption evaluations.

## DESIGN AUTOMATION FOR EXTENDED BURST-MODE AUTOMATA IN WORKCRAFT

Authors: Alex Chan, Alex Yakovlev, Danil Sokolov and Victor Khomenko

Newcastle University, GB

#### Timeslots:

UB05.6 | Wednesday, 11 March 2020 | 1000 - 1200 UB07.6 | Wednesday, 11 March 2020 | 1400 - 1600

Abstract: Asynchronous circuits are known to have high performance, robustness and low power consumption, which are particularly beneficial for the area of so-called "little digital" controllers where low latency is crucial. However, asynchronous design is not widely adopted by industry, partially due to the steep learning curve inherent in the complexity of formal specifications, such as Signal Transition Graphs (STGs). In this demo, we promote a class of the Finite State Machine (FSM) model called Extended Burst-Mode (XBM) automata as a practical way to specify many asynchronous circuits. The XBM specification has been automated in the Workcraft toolkit (https://workcraft.org) with elaborate support for state encoding, conditionals and "don't care" signals. Formal verification and logic synthesis of the XBM automata is implemented via conversion to the established STG model, reusing existing methods and CAD tools. Tool support for the XBM flow will be demonstrated using several case studies.

# DISTRIBUTING TIME-SENSITIVE APPLICATIONS ON EDGE COMPUTING ENVIRONMENTS

Authors: Eudald Sabaté Creixell<sup>1</sup>, Unai Perez Mendizabal<sup>1</sup>, Elli Kartsakli<sup>2</sup>, Maria A. Serrano Gracia<sup>3</sup> and Eduardo Quiñones Moreno<sup>3</sup>

1BSC/ UPC, ES; 2BSC, GR; 3BSC, ES

Timeslots:

- UB04.10 | Tuesday, 10 March 2020 | 1730 1930
- UB08.3 | Wednesday, 11 March 2020 | 1600 1800

UB11.3 | Thursday, 12 March 2020 | 1430 - 1630

Abstract: The proposed demonstration aims to showcase the capabilities of a task-based distributed programming framework for the execution of real-time applications in edge computing scenarios, in the context of smart cities. Edge computing shifts the computation close to the data source, alleviating the pressure on the cloud and reducing application response times. However, the development and deployment of distributed real-time applications is complex, due to the heterogeneous and dynamic edge environment where resources may not always be available. To address these challenges, our demo employs COMPSs, a highly portable and infrastructure-agnostic programming model, to efficiently distribute time-sensitive applications across the compute continuum. We will exhibit how COMPSs distributes the workload on different edge devices (e.g., NVIDIA GPUs and a Rasberry Pi), and how COMPSs re-adapts this distribution upon the availability (connection or disconnection) of devices.

TUE WED THU

## DL PUF ENAU: DEEP LEARNING BASED PHYSICALLY UNCLONABLE FUNCTION ENROLLMENT AND AUTHENNTICATION

Authors: Amir Alipour<sup>1</sup>, David Hely<sup>2</sup>, Vincent Beroulle<sup>2</sup> and Giorgio Di Natale<sup>3</sup>

<sup>1</sup>Grenoble INP/ LCIS, FR; <sup>2</sup>Grenoble INP, FR; <sup>3</sup>CNRS/ Grenoble INP/ TIMA, FR Timeslots:

UB07.1 | Wednesday, 11 March 2020 | 1400 - 1600 UB10.4 | Thursday, 12 March 2020 | 1200 - 1430 UB11.4 | Thursday, 12 March 2020 | 1430 - 1630

Abstract: Physically Unclonable Functions (PUFs) have been addressed nowadays as a potential solution to improve the security in authentication and encryption process in Cyber Physical Systems. The research on PUF is actively growing due to its potential of being secure, easily implementable and expandable, using considerably less energy. To use PUF in common, the low level device Hardware Variation is captured per unit for device enrollment into a format called Challenge-Response Pair (CRP), and recaptured after device is deployed, and compared with the original for authentication. These enrollment + comparison functions can vary and be more data demanding for applications that demand robustness, and resilience to noise. In this demonstration, our aim is to show the potential of using Deep Learning for enrollment and authentication of PUF CRPs. Most importantly, during this demonstration, we will show how this method can save time and storage compared to other classical methods.

## ECLT FPGA COMPONENT: EDGE-TO-CLOUD LOCATION-TRANSPARENT FPGA COMPONENT

Authors: Takeshi Ohkawa Tokai University, JP Timeslots:

UB06.5 | Wednesday, 11 March 2020 | 1200 - 1400 UB08.4 | Wednesday, 11 March 2020 | 1600 - 1800

Abstract: To exploit the benefits of FPGA, it is necessary to improve the usability of FPGA from the software system as well as the design productivity of FPGA circuitry itself. Therefore, an FPGA component technology is expected in which software can access FPGA circuitry easily and communicate with other FPGA/ software components through the network in the whole edgeto-cloud system using a variety of communication protocols. In this demonstration, a location-transparent FPGA component which is capable of image recognition processing and communicating with ROS (Robot Operating System) protocol are exhibited. The FPGA component works in the ROS system and the component can be in an arbitrary location in the Edge-to-Cloud network system.

## EEC: ENERGY EFFICIENT COMPUTING VIA DYNAMIC VOLTAGE SCALING AND IN-NETWORK OPTICAL PROCESSING

Authors: Ryosuke Matsuo<sup>1</sup>, Jun Shiomi<sup>1</sup>, Yutaka Masuda<sup>2</sup> and Tohru Ishihara<sup>2</sup>

<sup>1</sup>Kyoto University, JP; <sup>2</sup>Nagoya University, JP

Timeslots:

UB01.7 | Tuesday, 10 March 2020 | 1030 - 1230 UB09.7 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: This poster demonstration will show results of our two research projects. The first one is on a project of energy efficient computing. In this project we developed a power management algorithm which keeps the target processor always running at the most energy efficient operating point by appropriately tuning the supply voltage and threshold voltage under a specific performance constraint. This algorithm is applicable to wide variety of processor systems including high-end processors and low-end embedded processors. We will show the results obtained with actual RISC processors designed using a 65nm technology. The second one is on a project of in-network optical computing. We show optical functional units such as parallel multipliers and optical neural networks. Several key techniques for reducing the power consumption of optical circuits will be also presented. Finally, we will show the results of optical circuit simulation. which demonstrate the light speed operation of the circuits.

## ELSA: EIGENVALUE BASED HYBRID LINEAR SYSTEM ABSTRACTION: BEHAVIORAL MODELING OF TRANSISTOR-LEVEL CIRCUITS USING AUTOMATIC ABSTRACTION TO HYBRID AUTOMATA

Authors: Ahmad Tarraf and Lars Hedrich University of Frankfurt, DE Timeslots:

UB03.2 | Tuesday, 10 March 2020 | 1500 - 1730 UB04.2 | Tuesday, 10 March 2020 | 1730 - 1930

UB05.2 | Wednesday, 11 March 2020 | 1000 - 1200

UB06.2 | Wednesday, 11 March 2020 | 1200 - 1400

Abstract: Model abstraction of transistor-level circuits, while preserving an accurate behavior, is still an open problem. In this demo an approach is presented that automatically generates a hybrid automaton (HA) with linear states from an existing circuit netlist. The approach starts with a netlist at transistor level with full SPICE accuracy and ends at the system level description of the circuit in matlab or in Verilog-A. The resulting hybrid automaton exhibits linear behavior as well as the technology dependent nonlinear e.g. limiting behavior. The accuracy and speed-up of the Verilog-A generated models is evaluated based on several transistor level circuit abstractions of simple operational amplifiers up to a complex filters. Moreover, we verify the equivalence between the generated model and the original circuit. For the generated models in matlab syntax, a reachability analysis is performed using the reachability tool cora.

## EUCLID-NIR GPU: AN ON-BOARD PROCESSING GPU-ACCELERATED SPACE CASE STUDY DEMONSTRATOR Authors: Ivan Rodriguez and Leonidas Kosmidis

BSC / UPC, ES

### Timeslots:

### UB05.3 | Wednesday, 11 March 2020 | 1000 - 1200

Abstract: Embedded Graphics Processing Units (GPUs) are very attractive candidates for on-board payload processing of future space systems, thanks to their high performance and low-power consumption. Although there is significant interest from both academia and industry, there is no open and publicly available case study showing their capabilities, yet. In this master thesis project, which was performed within the GPU4S (GPU for Space) ESA-funded project, we have parallelised and ported the Euclid NIR (Near Infrared) image processing algorithm used in the European Space Agency's (ESA) mission to be launched in 2022. to an automotive GPU platform, the NVIDIA Xavier. In the demo we will present in real-time its significantly higher performance achieved compared to the original sequential implementation. In addition, visitors will have the opportunity to examine the images on which the algorithm operates, as well as to inspect the algorithm parallelisation through profiling and code inspection.

# FASTHERMSIM: FAST AND ACCURATE THERMAL SIMULATIONS FROM CHIPLETS TO SYSTEM

Authors: Yu-Min Lee, Chi-Wen Pan, Li-Rui Ho and Hong-Wen Chiou National Chiao Tung University, TW

Timeslots:

# UB01.5 | Tuesday, 10 March 2020 | 1030 - 1230 UB03.10 | Tuesday, 10 March 2020 | 1500 - 1730 UB08.8 | Wednesday, 11 March 2020 | 1600 - 1800

Abstract: Recently, owing to the scaling down of technology and 2.5D/3D integration, power densities and temperatures of chips have been increasing significantly. Though commercial computational fluid dynamics tools can provide accurate thermal maps, they may lead to inefficiency in thermal-aware design with huge runtime. Thus, we develop the chip/package/ system-level thermal analyzer, called FasThermSim, which can assist you to improve your design under thermal constraints in pre/post-silicon stages. In FasThermSim, we consider three heat transfer modes, conduction, convection, and thermal radiation. We convert them to temperature-independent terms by linearization methods and build a compact thermal model (CTM). By applying numerical methods to the CTM, the steady-state and transient thermal profiles can be solved efficiently without loss of accuracy. Finally, an easy-to-use thermal analysis tool is implemented for your design, which is flexible and compatible, with the graphic user interface.

# FLETCHER: TRANSPARENT GENERATION OF HARDWARE INTERFACES FOR ACCELERATING BIG DATA APPLICATIONS

Authors: Zaid Al-Ars, Johan Peltenburg, Jeroen van Straten, Matthijs Brobbel and Joost Hoozemans TU Delft, NL

# Timeslots:

UB02.1 | Tuesday, 10 March 2020 | 1230 - 1500 UB03.1 | Tuesday, 10 March 2020 | 1500 - 1730 UB04.1 | Tuesday, 10 March 2020 | 1730 - 1930

Abstract: This demo created by TUDelft is a software-hardware framework to allow for an efficient integration of FPGA hardware accelerators both on edge devices as well as in the cloud. The framework is called Fletcher, which is used to automatically generate data communication interfaces in hardware based on the widely used big data format Apache Arrow. This provides two distinct advantages. On the one hand, since the accelerators use the same data format as the software, data communication bottlenecks can be reduced. On the other hand, since a standardized data format is used, this allows for easy-to-use interfaces on the accelerator side, thereby reducing the design and development time. The demo shows how to use Fletcher for big data acceleration to decompress Snappy compressed files and perform filtering on the whole Wikipedia body of text. The demo enables 25 GB/s processing throughput.

# FPGA-DSP: A PROTOTYPE FOR HIGH QUALITY DIGITAL AUDIO SIGNAL PROCESSING BASED ON AN FPGA

Authors: Bernhard Riess and Christian Epe University of Applied Sciences Düsseldorf, DE

Timeslots:

UB02.4 | Tuesday, 10 March 2020 | 1230 - 1500 UB03.4 | Tuesday, 10 March 2020 | 1500 - 1730

Abstract: Our demonstrator presents a prototype of a new digital audio signal processing system which is based on an FPGA. It achieves a performance that up to now has been preserved to costly high-end solutions. Main components of the system are an analog/digital converter, an FPGA to perform the digital signal processing tasks, and a digital/analog converter implemented on a printed circuit board. To demonstrate the guality of the audio signal processing, infinite impulse response, finite impulse response filters and a delay effect were realized in VHDL. More advanced signal processing systems can easily be implemented due to the flexibility of the FPGA. Measured results were compared to state of the art audio signal processing systems with respect to size, performance and cost. Our prototype outperforms systems of the same price in guality, and outperforms systems of the same quality at a maximum of 20% of the price. Examples of the performance of our system can be heard in the demo.

# FU: LOW POWER AND ACCURACY CONFIGURABLE APPROXIMATE ARITHMETIC UNITS

Authors: Tomoaki Ukezono and Toshinori Sato Fukuoka University. JP

# Timeslots:

## UB05.10 | Wednesday, 11 March 2020 | 1000 - 1200 UB09.10 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: In this demonstration, we will introduce the approximate arithmetic units such as adder, multiplier, and MAC that are being studied in our system-architecture laboratory. Our approximate arithmetic units can reduce delay and power consumption at the expense of accuracy. Our approximate arithmetic units are intended to be applied to IoT edge devices that can process images, and are suitable for battery-driven and low-cost devices. The biggest feature of our approximate arithmetic units is that the circuit is configured so that the accuracy is dynamically variable, and the trade-off relationship between accuracy and power can be selected according to the usage status of the device. In this demonstration, we show the power consumption according to various accuracy-requirements based on actual data and claim the practicality of the proposed arithmetic units.

## FUZZING EMBEDDED BINARIES LEVERAGING SYSTEMC-BASED VIRTUAL PROTOTYPES

Authors: Vladimir Herdt<sup>1</sup>, Daniel Grosse<sup>2</sup> and Rolf Drechsler<sup>2</sup> <sup>1</sup>DFKI, DE; <sup>2</sup>University of Bremen/ DFKI GmbH, DE

Timeslots:

## UB01.1 | Tuesday, 10 March 2020 | 1030 - 1230 UB03.7 | Tuesday, 10 March 2020 | 1500 - 1730

Abstract: Verification of embedded Software (SW) binaries is very important. Mainly, simulation-based methods are employed that execute (randomly) generated test-cases on Virtual Proto-types (VPs). However, to enable a comprehensive VP-based verification, sophisticated test-case generation techniques need to be integrated. Our demonstrator combines state-of-the-art fuzzing techniques with SystemC-based VPs to enable a fast and accurate verification of embedded SW binaries. The fuzzing process is guided by the coverage of the embedded SW as well as the SystemC-based peripherals of the VP. The effectiveness of our approach is demonstrated by our experiments, using RISC-V SW binaries as an example. GENERATING ASYNCHRONOUS CIRCUITS FROM CATAPULT Authors: Yoan Decoudu<sup>1</sup>, Jean Simatic<sup>2</sup>, Katell Morin-Allory<sup>1</sup> and Laurent Fesquet<sup>1</sup>

<sup>1</sup>Université Grenoble Alpes, FR; <sup>2</sup>HawAI.Tech, FR

## Timeslots:

UB02.7 | Tuesday, 10 March 2020 | 1230 - 1500

UB06.7 | Wednesday, 11 March 2020 | 1200 - 1400

- UB10.8 | Thursday, 12 March 2020 | 1200 1430
- UB11.8 | Thursday, 12 March 2020 | 1430 1630

Abstract: In order to spread asynchronous circuit design to a large community of designers, High-Level Synthesis (HLS) is probably a good choice because it requires limited design technical skills. HLS usually provides an RTL description, which includes a data-path and a control-path. The desynchronization process is only applied to the control-path, which is a Finite State Machine (FSM). This method is sufficient to make asynchronous the circuit. Indeed, data are processed step by step in the pipeline stages, thanks to the desynchronized FSM. Thus, the data-path computation time is no longer related to the clock period but rather to the average time for processing data into the pipeline. This tends to improve speed when the pipeline stages are not well-balanced. Moreover, our approach helps to quick-ly designing data-driven circuits while maintaining a reasonable cost, a similar area and a short time-to-market.

## INTACT: A 96-CORE PROCESSOR WITH 6 CHIPLETS 3D-STACKED ON AN ACTIVE INTERPOSER AND A 16-CORE PROTOTYPE RUNNING GRAPHICAL OPERATING SYSTEM

Authors: Eric Guthmuller<sup>1,2</sup>, Pascal Vivet<sup>1,2</sup>, César Fuguet<sup>1,2</sup>, Yvain Thonnart<sup>1,2</sup>, Gaël Pillonnet<sup>1,3</sup> and Fabien Clermidy<sup>1,2</sup> <sup>1</sup>Université Grenoble Alpes; <sup>2</sup>CEA List, FR; <sup>3</sup>CEA-Leti, FR Timeslots:

## UB01.6 | Tuesday, 10 March 2020 | 1030 - 1230 UB02.6 | Tuesday, 10 March 2020 | 1230 - 1500

Abstract: We built a demonstrator for our 96-cores cache coherent 3D processor and a first prototype featuring 16 cores. The demonstrator consists in our 16-cores processor running commodity operating systems such as Linux and NetBSD on a PC-like motherboard with user-friendly devices such as a HDMI display, keyboard and mouse. A graphical desktop is displayed, and the user will interact with it through the keyboard and mouse. The demonstrator is able to run parallel applications to benchmark its performance in terms of scalability. The main innovation of our processor is its scalable cache coherent architecture based on distributed L2-caches and adaptive L3-caches. Additionally, the energy consumption is also measured and displayed by reading dynamically from the monitors of power-supply devices. Finally we will also show open packages of the 3D processor featuring 6 16-core chiplets (28 nm FDSOI) on an active interposer (65 nm) embedding Network-on-Chips, power management and IO controllers.

## JOINTER: JOINING FLEXIBLE MONITORS WITH HETEROGENEOUS ARCHITECTURES

Authors: Giacomo Valente<sup>1</sup>, Tiziana Fanni<sup>2</sup>, Carlo Sau<sup>3</sup>, Claudio Rubattu<sup>2</sup>, Francesca Palumbo<sup>2</sup> and Luigi Pomante<sup>1</sup>

<sup>1</sup>Università degli Studi dell'Aquila, IT; <sup>2</sup>Università degli Studi di Sassari, IT; <sup>3</sup>Università degli Studi di Cagliari, IT

## Timeslots:

UB01.10 | Tuesday, 10 March 2020 | 1030 - 1230 UB02.10 | Tuesday, 10 March 2020 | 1230 - 1500 UB06.10 | Wednesday, 11 March 2020 | 1200 - 1400

Abstract: As embedded systems grow more complex and shift toward heterogeneous architectures, understanding workload performance characteristics becomes increasingly difficult. In this regard, run-time monitoring systems can support on obtaining the desired visibility to characterize a system. This demo presents a framework that allows to develop complex heterogeneous architectures composed of programmable processors and dedicated accelerators on FPGA, together with customizable monitoring systems, keeping under control the introduced overhead. The whole development flow (and related prototypal EDA tools), that starts with the accelerators creation using a dataflow model, in parallel with the monitoring system customization using a library of elements, showing also the final joining, will be shown. Moreover, a comparison among different monitoring systems functionalities on different architectures developed on Zyng7000 SoC will be illustrated.

## LAGARTO: FIRST SILICON RISC-V ACADEMIC PROCESSOR DEVELOPED IN SPAIN

Authors: Guillem Cabo Pitarch<sup>1</sup>, Cristobal Ramirez Lazo<sup>1</sup>, Julian Pavon Rivera<sup>1</sup>, Vatistas Kostalabros<sup>1</sup>, Carlos Rojas Morales<sup>1</sup>, Miquel Moreto<sup>1</sup>, Jaume Abella<sup>1</sup>, Francisco J. Cazorla<sup>1</sup>, Adrian Cristal<sup>1</sup>, Roger Figueras<sup>1</sup>, Alberto Gonzalez<sup>1</sup>, Carles Hernandez<sup>1</sup>, Cesar Hernandez<sup>2</sup>, Neiel Leyva<sup>2</sup>, Joan Marimon<sup>1</sup>, Ricardo Martinez<sup>3</sup>, Jonnatan Mendoza<sup>1</sup>, Francesc Moll<sup>4</sup>, Marco Antonio Ramirez<sup>2</sup>, Carlos Rojas<sup>1</sup>, Antonio Rubio<sup>4</sup>, Abraham Ruiz<sup>1</sup>, Nehir Sonmez<sup>1</sup>, Lluis Teres<sup>3</sup>, Osman Unsal<sup>5</sup>, Mateo Valero<sup>1</sup>, Ivan Vargas<sup>1</sup> and Luis Villa<sup>2</sup>

<sup>1</sup>BSC/ UPC, ES; <sup>2</sup>CIC-IPN, MX; <sup>3</sup>IMB-CNM (CSIC), ES; <sup>4</sup>UPC, ES; <sup>5</sup>BSC, ES Timeslots:

- UB01.3 | Tuesday, 10 March 2020 | 1030 1230
- UB04.4 | Tuesday, 10 March 2020 | 1730 1930
- UB08.1 | Wednesday, 11 March 2020 | 1600 1800
- **UB10.5** | Thursday, 12 March 2020 | 1200 1430
- UB11.5 | Thursday, 12 March 2020 | 1430 1630

Abstract: Open hardware is a possibility that has emerged in recent years and has the potential to be as disruptive as Linux was once, an open source software paradigm. If Linux managed to lessen the dependence of users in large companies providing software and software applications, it is envisioned that hardware based on ISAs open source can do the same in their own field. In the Lagarto tapeout four research institutions were involved: Centro de Investigación en Computación of the Mexican IPN, Centro Nacional de Microelectrónica of the CSIC, Universitat Politècnica de Catalunya (UPC) and Barcelona Supercomputing Center (BSC). As a result, many bachelor, master and PhD students had the chance to achieve real-world experience with ASIC design and achieve a functional SoC. In the booth, you will find a live demo of the first ASIC and prototypes running on FPGA of the next versions of the SC and core.

## LEARNV: A RISC-V BASED EMBEDDED SYSTEM DESIGN FRAMEWORK FOR EDUCATION AND RESEARCH DEVELOPMENT

Authors: Noureddine Ait Said and Mounir Benabdenbi TIMA Laboratory, FR

#### Timeslots:

UB03.5 | Tuesday, 10 March 2020 | 1500 - 1730 UB04.5 | Tuesday, 10 March 2020 | 1730 - 1930 UB06.8 | Wednesday, 11 March 2020 | 1200 - 1400 UB08.5 | Wednesday, 11 March 2020 | 1600 - 1800 UB11.7 | Thursday, 12 March 2020 | 1430 - 1630

Abstract: Designing a modern System on a Chip is based on the joint design of hardware and software (co-design). However, understanding the tight relationship between hardware and software is not straightforward. Moreover to validate new concepts in SoC design from the idea to the hardware implementation is time-consuming and often slowed by legacy issues (intellectual property of hardware blocks and expensive commercial tools). To overcome these issues we propose to use the open-source Rocket Chip environment for educational purposes, combined with the open-source LowRisc architecture to implement a custom SoC design on an FPGA board. The demonstration will present how students and engineers can take benefit from the environment to deepen their knowledge in HW and SW co-design. Using the LowRisC architecture, an image classification application based on the use of CNNs will serve as a demonstrator of the whole open-source hardware and software flow and will be mapped on a Nexys A7 FPGA board.

## MDD-COP: A PRELIMINARY TOOL FOR MODEL-DRIVEN DEVELOPMENT EXTENDED WITH LAYER DIAGRAM FOR CONTEXT-ORIENTED PROGRAMMING

Authors: Harumi Watanabe<sup>1</sup>, Chinatsu Yamamoto<sup>1</sup>, Takeshi Ohkawa<sup>1</sup>, Mikiko Sato<sup>1</sup>, Nobuhiko Ogura<sup>2</sup> and Mana Tabei<sup>1</sup> <sup>1</sup>Tokai University, JP; <sup>2</sup>Tokyo City University, JP Timeslots:

UB07.10 | Wednesday, 11 March 2020 | 1400 - 1600 UB08.10 | Wednesday, 11 March 2020 | 1600 - 1800

Abstract: This presentation introduces a preliminary tool for Model-Driven development (MDD) to generate programs for Context-Oriented Programming (COP). In modern embedded systems such as IoT and Industry 4.0, their software began to process multiple services by following the changing surrounding environments. COP is helpful for programming such software. In COP, we can consider the surrounding environments and multiple services as contexts and lavers. Even though MDD is a powerful technique for developing such modern systems, the works of modeling for COP are limited. There are no works to mention the relation between UML (Unified Modeling Language) and COP. To solve this problem, we provide a COP generation from a layer diagram extended the package diagram of UML by stereotypes. In our approach, users draw a layer diagram and other UML diagrams, then xtUML, which is a major tool of MDD. generates XML code with layer information for COP; finally, our tool generates COP code from XML code.

## PA-HLS: HIGH-LEVEL ANNOTATION OF ROUTING CONGESTION FOR XILINX VIVADO HLS DESIGNS

Authors: Osama Bin Tariq<sup>1</sup>, Junnan Shan<sup>1</sup>, Luciano Lavagno<sup>1</sup>, Georgios Floros<sup>2</sup>, Mihai Teodor Lazarescu<sup>1</sup>, Christos Sotiriou<sup>2</sup> and Mario Roberto Casu<sup>1</sup>

<sup>1</sup>Politecnico di Torino, IT; <sup>2</sup>University of Thessaly, GR Timeslots:

- UB07.9 | Wednesday, 11 March 2020 | 1400 1600
- UB08.9 | Wednesday, 11 March 2020 | 1600 1800
- UB09.9 | Thursday, 12 March 2020 | 1000 1200
- UB10.9 | Thursday, 12 March 2020 | 1200 1430

Abstract: We will demo a novel high-level backannotation flow that reports routing congestion issues at the C++ source level by analyzing reports from FPGA physical design (Xilinx Vivado) and internal debugging files of the Vivado HLS tool. The flow annotates the C++ source code, identifying likely causes of congestion, e.g., on-chip memories or the DSP units. These shared resources often cause routing problems on FPGAs because they cannot be duplicated by physical design. We demonstrate on realistic large designs how the information provided by our flow can be used to both identify congestion issues at the C++ source level and solve them using HLS directives. The main demo steps are: 1-Extraction of the source-level debugging information from the Vivado HLS database 2-Generation of a list of net names involved in congestion areas and of their relative significance from the Vivado post global-routing database 3-Visualization of the C++ code lines that contribute most to congestion

## PAFUSI: PARTICLE FILTER FUSION ASIC FOR INDOOR POSITIONING

Authors: Christian Schott, Marko Rößler, Daniel Froß, Marcel Putsche and Ulrich Heinkel

TU Chemnitz, DE

#### Timeslots:

## UB03.3 | Tuesday, 10 March 2020 | 1500 - 1730 UB09.3 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: The meaning of data acquired from IoT devices is heavily enhanced if global or local position information of their acquirement is known. Infrastructure for indoor positioning as well as the IoT device involve the need of small, energy efficient but powerful devices that provide the location awareness. We propose the PAFUSI, a hardware implementation of an UWB position estimation algorithm that fulfils these requirements. Our design fuses distance measurements to fixed points in an environment to calculate the position in 3D space and is capable of using different positioning technologies like GPS, DecaWave or Nanotron as data source simultaneously. Our design comprises of an estimator which processes the data by means of a Sequential Monte Carlo method and a microcontroller core which configures and controls the measurement unit as well as it analyses the results of the estimator. The PAFUSI is manufactured as a monolithic integrated ASIC in a multi-project wafer in UMC's 65nm process.

## PARALLEL ALGORITHM FOR CNN INFERENCE AND ITS AUTOMATIC SYNTHESIS

Authors: Takashi Matsumoto, Yukio Miyasaka, Xinpei Zhang and Masahiro Fuiita University of Tokyo, JP Timeslots: UB01.4 | Tuesday, 10 March 2020 | 1030 - 1230

UB05.9 | Wednesday, 11 March 2020 | 1000 - 1200 UB09.6 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: Recently, Convolutional Neural Network (CNN) has surpassed conventional methods in the field of image processing. This demonstration shows a new algorithm to calculate CNN inference using processing elements arranged and connected based on the topology of the convolution. They are connected in mesh and calculate CNN inference in a systolic way. The algorithm performs the convolution of all elements with the same output feature in parallel. We demonstrate a method to automatically synthesize an algorithm, which simultaneously performs the convolution and the communication of pixels for the computation of the next layer. We show with several sizes of input layers, kernels, and strides and confirmed that the correct algorithms were synthesized. The synthesis method is extended to the sparse kernel. The synthesized algorithm requires fewer cycles than the original algorithm. There were the more chances to reduce the number of cycles with the sparser kernel.

## PRE-IMPACT FALL DETECTION ARCHITECTURE BASED ON NEUROMUSCULAR CONNECTIVITY STATISTICS

Authors: Giovanni Mezzina, Sardar Mehboob Hussain and Daniela De Venuto

Politecnico di Bari, IT

### Timeslots:

UB01.9 | Tuesday, 10 March 2020 | 1030 - 1230 UB02.9 | Tuesday, 10 March 2020 | 1230 - 1500

Abstract: In this demonstration, we propose an innovative multi-sensor architecture operating in the field of pre-impact fall detection (PIFD). The proposed architecture jointly analyzes cortical and muscular involvement when unexpected slippages occur during steady walking. The EEG and EMG are acquired through wearable and wireless devices. The control unit consists of an STM32L4 microcontroller and a Simulink modeling. The  $\mu$ C implements the EMG computation, while the cortical analysis and the final classification were entrusted to the Simulink model. The EMG computation block translates EMGs into binary signals, which are used both to enable cortical analyses and to extract a score to distinguish "standard" muscular behaviors from anomalous ones. The Simulink model evaluates the cortical responsiveness in five bands of interest and implements the logical-based network classifier. The system, tested on 6 healthy subjects, shows an accuracy of 96.21% and a detection time of  $\sim 371$  ms.

## RESCUED: A RESCUE DEMONSTRATOR FOR INTERDEPENDENT ASPECTS OF RELIABILITY, SECURITY AND QUALITY TOWARDS A COMPLETE EDA FLOW

Authors: Nevin George<sup>1</sup>, Guilherme Cardoso Medeiros<sup>2</sup>, Junchao Chen<sup>3</sup>, Josie Esteban Rodriguez Condia<sup>4</sup>, Thomas Lange<sup>5</sup>, Aleksa Damljanovic<sup>4</sup>, Raphael Segabinazzi Ferreira<sup>1</sup>, Aneesh Balakrishnan<sup>5</sup>, Xinhui Lai<sup>6</sup>, Shayesteh Masoumian<sup>7</sup>, Dmytro Petryk<sup>3</sup>, Troya Cagil Koylu<sup>2</sup>, Felipe Augusto da Silva<sup>8</sup>, Ahmet Cagri Bagbaba<sup>8</sup>, Cemil Cem Gürsoy<sup>6</sup>, Said Hamdioui<sup>2</sup>, Mottaqiallah Taouil<sup>2</sup>, Milos Krstic<sup>3</sup>, Peter Langendoerfer<sup>3</sup>, Zoya Dyka<sup>3</sup>, Marcelo Brandalero<sup>1</sup>, Michael Hübner<sup>1</sup>, Jörg Nolte<sup>1</sup>, Heinrich Theodor Vierhaus<sup>1</sup>, Matteo Sonza Reorda<sup>4</sup>, Giovanni Squillero<sup>4</sup>, Luca Sterpone<sup>4</sup>, Jaan Raik<sup>6</sup>, Dan Alexandrescu<sup>5</sup>, Maximilien Glorieux<sup>6</sup>, Georgios Selimis<sup>7</sup>, Geert-Jan Schrijen<sup>7</sup>, Anton Klotz<sup>8</sup>, Christian Sauer<sup>8</sup> and Maksim Jenihhin<sup>6</sup>

<sup>1</sup>Brandenburg University of Technology Cottbus-Senftenberg, DE; <sup>2</sup>TU Delft, NL; <sup>3</sup>Leibniz-Institut für innovative Mikroelektronik, DE; <sup>4</sup>Politecnico di Torino, IT; <sup>6</sup>IROC Technologies, FR; <sup>6</sup>Tallinn University of Technology, EE; <sup>7</sup>Intrinsic ID, NL; <sup>8</sup>Cadence Design Systems GmbH, DE

#### Timeslots:

# UB09.2 | Thursday, 12 March 2020 | 1000 - 1200 UB10.2 | Thursday, 12 March 2020 | 1200 - 1430

Abstract: The demonstrator highlights the various interdependent aspects of Reliability. Security and Quality in nanoelectronics system design within an EDA toolset and a processor architecture setup. The compelling need of attention towards these three aspects of nanoelectronic systems have been ever more pronounced over extreme miniaturization of technologies. Further, such systems have exploded in numbers with IoT devices, heavy and analogous interaction with the external physical world, complex safety-critical applications, and Artificial intelligence applications. RESCUE targets such aspects in the form, Reliability (functional safety, ageing, soft errors), Security (tamper-resistance, PUF technology, intelligent security) and Quality (novel fault models, functional test, FMEA/ FMECA, verification/debug) spanning the entire hardware software system stack. The demonstrator is brought together by a group of PhD students under the banner of H2020-MSCA-ITN RESCUE European Union project.

## RETINE: A PROGRAMMABLE 3D STACKED VISION CHIP ENABLING LOW LATENCY IMAGE ANALYSIS

Authors: Stéphane Chevobbe<sup>1</sup>, Maria Lepecq<sup>1</sup> and Laurent  $\mathsf{Millet}^2$ 

1CEA LIST, FR; 2CEA-Leti, FR

#### Timeslots:

UB07.4 | Wednesday, 11 March 2020 | 1400 - 1600 UB08.7 | Wednesday, 11 March 2020 | 1600 - 1800 UB10.3 | Thursday, 12 March 2020 | 1200 - 1430

Abstract: We have developed and fabricated a 3D stacked imager called RETINE composed with 2 layers based on the replication of a programmable 3D tile in a matrix manner providing a highly parallel programmable architecture. This tile is composed by a 16x16 BSI binned pixels array with associated readout and 16 column ADC on the first layer coupled to an efficient SIMD processor of 16 PE on the second layer. The prototype of RET-INE achieves high video rates, from 5500 fps in binned mode to 340 fps in full resolution mode. It operates at 80 MHz with 720 mW power consumption leading to 85 GOPS/W power efficiency. To highlight the capabilities of the RETINE chip we have developed a demonstration platform with an electronic board embedding a RETINE chip that films rotating disks. Three scenarii are available: high speed image capture, slow motion and composed image capture with parallel processing during acquisition.

## RUMORE: A FRAMEWORK FOR RUNTIME MONITORING AND TRACE ANALYSIS FOR COMPONENT-BASED EMBEDDED SYSTEMS DESIGN FLOW

Authors: Vittoriano Muttillo<sup>1</sup>, Luigi Pomante<sup>1</sup>, Giacomo Valente<sup>1</sup>, Hector Posadas<sup>2</sup>, Javier Merino<sup>2</sup> and Eugenio Villar<sup>2</sup> <sup>1</sup>Università degli Studi dell'Aquila, IT; <sup>2</sup>University of Cantabria, ES Timeslots:

- UB03.9 | Tuesday, 10 March 2020 | 1500 1730
- **UB04.9** | Tuesday, 10 March 2020 | 1730 1930
- UB11.9 | Thursday, 12 March 2020 | 1430 1630

Abstract: The purpose of this demonstrator is to introduce runtime monitoring infrastructures and to analyze trace data. The goal is to show the concept among different monitoring requirements by defining a general reference architecture that can be adapted to different scenarios. Starting from design artifacts, generated by a system engineering modeling tool, a custom HW monitoring system infrastructure will be presented. This sub-system will be able to generate runtime artifacts for runtime verification. We will show how the RUMORE framework provides round-trip support in the development chain, injecting monitoring requirements from design models down to code and its execution on the platform and trace data back to the models, where the expected behavior will then compared with the actual behavior. This approach will be used towards optimizing design models for specific properties (e.g, for system performance).

TUE WED THU

# SKELETOR: AN OPEN SOURCE EDA TOOL FLOW FROM HIERARCHY SPECIFICATION TO HDL DEVELOPMENT

Authors: Ivan Rodriguez, Guillem Cabo, Javier Barrera, Jeremy Giesen, Alvaro Jover and Leonidas Kosmidis

## BSC/ UPC, ES Timeslots:

# **UB01.2** | Tuesday, 10 March 2020 | 1030 - 1230 **UB09.4** | Thursday, 12 March 2020 | 1000 - 1200

Abstract: Large hardware design projects have high overhead for project bootstrapping, requiring significant effort for translating hardware specifications to hardware design language (HDL) files and setting up their corresponding development and verification infrastructure. Skeletor (https://github.com/jaguerinte/ Skeletor) is an open source EDA tool developed as a student project at UPC/BSC, which simplifies this process, by increasing developer's productivity and reducing typing errors, while at the same time lowers the bar for entry in hardware development. Skeletor uses a C/verilog-like language for the specification of the modules in a hardware project hierarchy and their connections, which is used to generate automatically the require skeleton of source files, their development and verification testbenches and simulation scripts. Integration with KiCad schematics and support for syntax highlighting in code editors simplifies further its use. This demo is linked with workshop W05.

## SRSN: SECURE RECONFIGURABLE TEST NETWORK

Authors: Vincent Reynaud<sup>1</sup>, Emanuele Valea<sup>2</sup>, Paolo Maistri<sup>1</sup>, Regis Leveugle<sup>1</sup>, Marie-Lise Flottes<sup>2</sup>, Sophie Dupuis<sup>2</sup>, Bruno Rouzeyre<sup>2</sup> and Giorgio Di Natale<sup>1</sup> <sup>1</sup>TIMA Laboratory, FR; <sup>2</sup>LIRMM, FR Timeslots: UB04.3 | Tuesday, 10 March 2020 | 1730 - 1930 UB06.6 | Wednesday, 11 March 2020 | 1200 - 1400 UB08.6 | Wednesday, 11 March 2020 | 1600 - 1800 UB10.6 | Thursday, 12 March 2020 | 1200 - 1430

**UB11.6** | Thursday, 12 March 2020 | 1430 - 1630

**Abstract:** The critical importance of testability for electronic devices led to the development of IEEE test standards. These methods, if not protected, offer a security backdoor to attackers. This demonstrator illustrates a state-of-the-art solution that prevents unauthorized usage of the test infrastructure based on the IEEE 1687 standard and implemented on an FPGA target.

# SUBRISC + : IMPLEMENTATION AND EVALUATION OF AN EMBEDDED PROCESSOR FOR LIGHTWEIGHT IOT EHEALTH

Authors: Mingyu Yang and Yuko Hara-Azumi Tokyo Institute of Technology, JP

Timeslots:

# UB07.8 | Wednesday, 11 March 2020 | 1400 - 1600 UB09.8 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: Although the rapid growth of Internet of Things (IoT) has enabled new opportunities for eHealth devices, the further development of complex systems is severely constrained by the power and energy supply on the battery-powered embedded systems. To address this issue, this work presents a processor design called "SubRISC+" targeting lightweight IoT eHealth. SubRISC + is a processor design to achieve low power/energy consumption through its unique and compact architecture. As an example of lightweight eHealth applications on SubRISC+, we are working on the epileptic seizure detection using the dynamic time wrapping algorithm to deploy on wearable IoT eHealth devices. Simulation results show that 22% reduction on dynamic power and 50% reduction on leakage power and core area are achieved compared to Cortex-MO. As an ongoing work, the evaluation on a fabricated chip will be done within the first half of 2020.

## SYSTEMC-CT/DE: A SIMULATOR WITH FAST AND ACCURATE CONTINUOUS TIME AND DISCRETE EVENTS INTERACTIONS ON TOP OF SYSTEMC.

Authors: Breytner Joseph Fernandez-Mesa, Liliana Andrade and Frédéric Pétrot

Université Grenoble Alpes / CNRS / TIMA Laboratory, FR Timeslots:

## UB06.4 | Wednesday, 11 March 2020 | 1200 - 1400 UB09.5 | Thursday, 12 March 2020 | 1000 - 1200

Abstract: We have developed a continuous time (CT) and discrete events (DE) simulator on top of SystemC. Systems that mix both domains are critical and their proper functioning must be verified. Simulation serves to achieve this goal. Our simulator implements direct CT/DE synchronization, which enables a rich set of interactions between the domains: events from the CT models are able to trigger DE processes; events from the DE models are able to modify the CT equations. DE-based interactions are, then, simulated at their precise time by the DE kernel rather than at fixed time steps. We demonstrate our simulator by executing a set of challenging examples: they either require a superdense model of time or include Zeno behavior or are highly sensitive to accuracy errors. Results show that our simulator overcomes these issues, is accurate, and improves simulation speed w.r.t. fixed time steps; all of these advantages open up new possibilities for the design of a wider set of heterogeneous systems.

# TAPASCO: THE OPEN-SOURCE TASK-PARALLEL SYSTEM COMPOSER FRAMEWORK

Authors: Carsten Heinz, Lukas Sommer, Lukas Weber, Jaco Hofmann and Andreas Koch

TU Darmstadt, DE

### Timeslots:

# UB05.1 | Wednesday, 11 March 2020 | 1000 - 1200 UB09.1 | Thursday, 12 March 2020 | 1000 - 1200 UB10.1 | Thursday, 12 March 2020 | 1200 - 1430

Abstract: Field-programmable gate arrays (FPGA) are an established platform for highly specialized accelerators, but in a heterogeneous setup, the accelerator still needs to be integrated into the overall system. The open-source TaPaSCo (Task-Parallel System Composer) framework was created to serve this purpose: The fast integration of FPGA-based accelerators into compute platforms or systems-on-chip (SoC) and their connection to relevant components on the FPGA board. TaPaSCo can support developers in all steps of the development process: from cores resulting from High-Level Synthesis or cores written in an HDL, a complete FPGA-design can be created. TaPaSCo will automatically connect all processing elements to the memory- and host-interface and generate a complete bitstream. The TaPaSCo Runtime API allows to interface with accelerators from software and supports operations such as transferring data to the FPGA memory, passing values and controlling the execution of the accelerators.

## UWB ACKATCK: HIJACKING DEVICES IN UWB INDOOR POSITIONING SYSTEMS

Authors: Baptiste Pestourie, Vincent Beroulle and Nicolas Fourty Université Grenoble Alpes, FR

Timeslots:

# UB05.5 | Wednesday, 11 March 2020 | 1000 - 1200 UB07.5 | Wednesday, 11 March 2020 | 1400 - 1600

Abstract: Various radio-based Indoor Positioning Systems (IPS) have been proposed during the last decade as solutions to GPS inconsistency in indoor environments. Among the different radio technologies proposed for this purpose, 802.15.4 Ultra-Wideband (UWB) is by far the most performant, reaching up to 10 cm accuracy with 1000 Hz refresh rates. As a consequence, UWB is a popular technology for applications such as assets tracking in industrial environments or robots/drones indoor navigation. However, some security flaws in 802.15.4 standard expose UWB positioning to attacks. In this demonstration, we show how an attacker can exploit a vulnerability on 802.15.4 acknowledgment frames to hijack a device in a UWB positioning system. We demonsrate that using simply one cheap UWB chip, the attacker can take control over the positioning system and generate fake trajectories from a laptop. The results are observed in real-time in the 3D engine monitoring the positioning system.

## VIRTUAL PLATFORMS FOR COMPLEX SOFTWARE STACKS Authors: Lukas Jünger and Rainer Leupers

RWTH Aachen University, DE

### Timeslots:

# UB02.3 | Tuesday, 10 March 2020 | 1230 - 1500

UB06.3 | Wednesday, 11 March 2020 | 1200 - 1400

Abstract: This demonstration is going to showcase our "AVP64" Virtual Platform (VP), which models a multi-core ARMv8 (Cortex A72) system including several peripherals, such as an SDHCI and an ethernet controller. For the ARMv8 instruction set simulation a dynamic binary translation based solution is used. As the workload, the Xen hypervisor with two Linux Virtual Machines (VMs) is executed. Both VMs are connected to the simulation hosts' network subsystem via a virtual ethernet controller. One of the VMs executes a NodeJS-based server application offering a REST API via this network connection. An AngularJS client application on the host system can then connect to the server application to obtain and store data via the server's REST API. This data is read and written by the server application to the virtual SD Card connected to the SDHCI. For this, one SD card partition is passed to the VM through Xen's block device virtualization mechanism.

## WALLANCE: AN ALTERNATIVE TO BLOCKCHAIN FOR IOT

Authors: Loic Dalmasso, Florent Bruguier, Pascal Benoit and Achraf Lamlih

Université de Montpellier, FR

10 March 2020	1230 - 1500
10 March 2020	1500 - 1730
10 March 2020	1730 - 1930
	10 March 2020   10 March 2020   10 March 2020

UB06.9 | Wednesday, 11 March 2020 | 1200 - 1400

Abstract: Since the expansion of the Internet of Things (IoT), connected devices became smart and autonomous. Their exponentially increasing number and their use in many application domains result in a huge potential of cybersecurity threats. Taking into account the evolution of the IoT, security and interoperability are the main challenges, to ensure the reliability of the information. The blockchain technology provides a new approach to handle the trust in a decentralized network. However, current blockchain implementations cannot be used in IoT domain because of their huge need of computing power and storage utilization. This demonstrator presents a lightweight distributed ledger protocol dedicated to the IoT application, reducing the computing power and storage utilization, handling the scalability and ensuring the reliability of information.

See you at the University Booth!

University Booth Co-Chairs Frédéric Pétrot, IMAG, FR and Andreas Vörg, edacentrum, DE university-booth@date-conference.com


San Francisco, CA July 19-23, 2020 **Moscone Center West** 











For over 56 years, DAC is the ONLY event that brings together designers, researchers, tool developers and executives in Electronic Design.

# Attend the Premier Event Where the Minds of Electronic Design Converge

# **DAC DELIVERS**

- Latest Advances in Research
- Four Engaging Keynotes
- SKYTalks (short keynotes)
- Technical Panels
- Designer Track Presentations sponsored by: Mentor
- IP Track Presentations sponsored by: methodics
- New Embedded Track Presentations
- Tutorials
- Workshops
- Thursday is Training Day Sponsored by: A

# **EXHIBITION 2020**

- Two Floors With Over 170+ Exhibitors
- Daily Design-on-Cloud Presentations sponsored by: Google
- · Risc-V Pavilion
- Al Start-up Pavilion

# **DAC PAVILLION**

- Daily SKYTalks (short keynotes)
- Al/Machine Learning Focused Presentations
- Daily Analyst Review
- Panel Discussions
- Daily DAC Trivia Game

**Exhibit Hours:** Monday, July 20

10:00am - 6:00pm

Tuesday, July 21 10:00am - 6:00pm

Wednesday, July 22 10:00am - 6:00pm

- **Daily Networking** Receptions
  - Monday
- Gold Sponsor

# cādence Mentor

Silver Sponsor

ANSYS SAMSUNG SYNOPSYS<sup>®</sup>

# **Registration Opens and Conference Program Live March 31, 2020** DAC.COM

DAC is collocated with SemiCon West - Register to attend both conferences in one week.





# FRIDAY WORKSHOPS

### **OPTICAL/PHOTONIC INTERCONNECTS FOR** COMPUTING SYSTEMS (OPTICS) LESDIGUIÈRES

0830 - 1730

Organisers

W01

Jiang Xu, Hong Kong University of Science and Technology, HK Yvain Thonnart, CEA-Leti, FR Mahdi Nikdast, Colorado State University, US

Gabriela Nicolescu, École Polytechnique de Montréal, CA

Webpage: https://eexu.home.ece.ust.hk/OPTICS.html

Despite the slowdown of Moore's Law, applications from machine learning and edge computing to scientific computing and mobile computing continuously demand more performance under tighter cost, energy, and size constraints. Silicon-based photonic technologies advanced rapidly in the last two decades and have become promising solutions to complement electronic technologies. OPTICS (optical/photonic interconnects for computing systems) workshop aims at discussing the latest advances in optics/photonics for computing systems, covering topics from fabrications, photonic devices, photonic circuits, architectures, system integrations, and design automation and optimization. The workshop targets researchers and engineers working on optics/photonics, electronics, architectures, systems, applications and design automations.

Topics to be discussed include but are not limited to:

- > PEDA (Photonic-Electronic Design Automation): layout, placement and routing, floorplan, crosstalk, thermal, process variation, etc.
- Photonic-electronic system integration and application: data center, HPC, automobile, aviation, etc.
- Photonics-based architecture: optical neural network, rackscale optical network, inter/intra-chip optical network, optical switching, etc.
- Photonic/optic circuits: OE conversion, optical interconnect, optical computing circuit, etc.
- Photonic device and fabrication: laser, photodetector, modulator, switch, filter, etc.



# FRIDAY WORKSHOPS

#### W02 **COMPUTATION-IN-MEMORY (CIM): FROM DEVICE** TO APPLICATIONS BERLIOZ 0830 - 1730

0840-0940 [Keynote] Silicon photonics design for new computing paradigms: neuromorphic and quantum computing Speaker: Lukas Chrostowski, University of British Columbia, CA 0940-1000 Moving photonics design light-years ahead: optimizing photonic components for manufacturability with inverse design

- Speaker: Geoff Duggan, Lumerical, GB
- 1000-1030 Coffee Break

0830-0840 Introduction to OPTICS

1030–1050	Tolerating errors in nanophotonic interconnects for a better energy efficiency
	Speaker: Cédric Killian, INRIA Rennes, FR
1050-1110	Automatic Topology Generation and Bandwidth Optimization
	for Moveley oth Deviced Optical Naturates on Ohios

- for Wavelength-Routed Optical Networks-on-Chips Speaker: Ulf Schlichtmann, TU Munich, DE
- 1110-1130 Specification-driven photonics circuit design Speaker: Ruping Cao, Luceda, BE
- 1130-1150 Machine learning for smart silicon photonic spectrometers Speaker: Carlos Ramos, C2N, FR
- 1150-1200 Poster presentations
- 1200-1300 Lunch Break in Salon des Médaillés
- 1300–1320 Neuromorphic Photonic Architectures Speaker: George Dabos, Aristotle University of Thessaloniki, GR
- 1320–1340 An Optical Neural Network Architecture based on Light Speed **Approximate Parallel Multipliers** Speaker: Jun Shiomi, Kyoto University, JP
- 1340-1400 Driving photonic implementation through automation Speaker: Tom Daspit, Mentor Graphics, US
- 1400–1420 From Photonic Integration to Electronic-Photonic Heterogeneouslyconverging IC with Applications to Optical/ Photonic Interconnects Speaker: Min Tan, Huazhong University of Science and Technology, CN 1420-1430 Poster presentations

1500-1520	CMOS integrated silicon ring modulators for photonic interconnects: the future of HPC
	Speaker: Derek Van Orden, Ayar Labs, US
1520-1540	Optical Integration in Data centers and high performance
	computers, going beyond moore's law
	Speaker: Liron Gantz, Mellanox, US
1540-1600	Optical Circuit Switching and Control for Heterogeneous and
	Disaggregated Data Centres
	Speaker: Georgios Zervas, University College London, GB
1600-1620	Silicon Photonics in Memory Hard Systems
	Speaker: Alan Mickelson, University of Colorado Boulder, US
1620-1640	Invited Talk
1640-1730	Panel
1730	Closing remarks

BENLIUZ	00
General Co-Chairs	
Said Hamdioui, TU Delft, NL	
Alberto Bosio, Lyon Institute of Nanotechnology,	FR
Programme Chair: Elena Ioana Vatajelu, TIMA, FF	{

Webpage: http://perso.ec-lvon.fr/alberto.bosio/CIMW

All issues with which the architectures and technologies are face today have led to the slowdown of the traditional device scaling. In order for computing systems to continue deliver sustainable benefits for the foreseeable future, alternative computing architectures and notions have to be explored in the light of emerging new device technologies. This workshop aims at providing a forum to discuss Computation-in-Memory (as an alternative architecture) in the light of emerging non-volatile devices (such as RRAM, PCM and STT-MRAM), and its potential applications. It also aims at reinforcing the CIM community and at offering a holistic vision of this emerging computing paradigm to the electronic design, automation and test communities.

The workshop covers all aspects of CIM based on non-volatile devices including (but not limited to):

- > Device and technology: physics and modeling, device technologies, device characterization.
- > Novel logic and circuit design concepts using NV devices: Boolean logic, threshold logic, arithmetic circuits, multi-level based logic, memories, PUF technology, TRNG design.
- System architectures and new computing paradigms: resistive computing, neuro-inspired computing, novel architectures and CMOS integration, cellular automata and array computing.
- Applications exploiting NV devices: signal processing, chaos and complex networks, sensors applications, AI applications.
- Automation and CAD tools: mapping tools, compilers, logic synthesis tools, design space exploration tools.
- Test and Reliability: test and reliability solutions for circuits and architectures.

FRI 3

<sup>1430–1500</sup> Coffee Break

### FRIDAY WORKSHOPS

### 0830-0930 OPENING SESSION & KEYNOTE ADDRESS

**Opening Session** 

Speakers: Alberto Bosio, Lyon Institute of Nanotechnology, FR Said Hamdioui, TU Delft, NL Elena-Ioana Vatajelu, TIMA, FR Keynote Address

0930-1000 INVITED TALK

1000-1030 Coffee Break

#### 1030-1200 PANEL COMPUTATION-IN-MEMORY (CIM): FROM DEVICE

#### TO APPLICATIONS

Panel Chair: Ian O'Connor, INL, FR Panellists: Henri-Pierre Charles, CEA-Leti, FR Shahar Kvatinsky, Technion, IL Alexandre Levisse, EPFL, CH Georgios Sirakoulis, University of Thrace, GR

1200-1300 Lunch Break in Salon des Médaillés

#### 1300–1430 SESSION SCIENTIFIC PRESENTATIONS

### Impact of On-Chip Interconnect on In-Memory Acceleration of Deep Neural Networks

Authors: Gokul Krishnan\*, Sumit K. Mandal\*, Chaitali Chakrabarti, Jae-sun Seo, Umit Y. Ogras, Yu Cao

School of Electrical, Computer and Energy Engineering, Arizona State University, US

# Conversion-in-Memory Using Floating-Gate Memristive Neural Networks

#### Authors: Loai Danial, Shahar Kvatinsky

Viterbi Faculty of Electrical Engineering, Technion - Israel Institute of Technology, IL

Exact Stochastic Computing Multiplication in Memristive Memory

Authors: Mohsen Riahi Alam<sup>1</sup>, M. Hassan Najafi<sup>1</sup>, Nima TaheriNeiad<sup>2</sup>

<sup>1</sup>University of Louisiana at Lafayette, US; <sup>2</sup>TU Wien, AT

Efficient 8-bit matrix multiplication on Computational SRAM architecture

Authors: Mambu Kévin, Charles Henri-Pierre, Kooli Maha Université Grenoble Alpes, CEA LIST, FR

1430–1500 Coffee Break

### 1500–1730 SESSION SCIENTIFIC PRESENTATIONS

Simulation and experimental characterization of memristive crossbar arrays for computation-in-memory Authors: J. Mohr, C. Bengel, M. Abu, S.Hamdioui, D.J. Wouters,

#### S. Menzel, R. Waser Sensing and Processing in Memristive Arrays

Authors: Saurabh Khandelwal<sup>1</sup>, Shahar Kvatinsky<sup>2</sup>, Marco Ottavi<sup>3</sup>, Eugenio Martinelli<sup>3</sup>, Abusaleh Jabir<sup>1</sup>

<sup>1</sup>School of ECM, Oxford Brookes University, GB; <sup>2</sup>Viterbi Faculty of Electrical Engg., Technion - Israel Institute of Technology, IL; <sup>3</sup>Electronic Engg., Università di Roma "Tor Vergata", IT

# Exploration of a Scalable Vector-Tile-based In-Memory

### Computing Architecture

Authors: Roman Gauchi<sup>1</sup>, Valentin Egloff<sup>1</sup>, Maha Kooli<sup>1</sup>, Jean-Philippe Noel<sup>1</sup>, Bastien Giraud<sup>1</sup>, Pascal Vivet<sup>1</sup>, Subhasish Mitra<sup>2</sup>, Henri-Pierre Charles<sup>1</sup>

<sup>1</sup>Université Grenoble Alpes, CEA LIST, FR; <sup>2</sup>Stanford University, US

Reuse-aware architecture and synthesis flow for NVM-based FPGAs

Authors: João Paulo Cardoso de Lima, Rafael Fão de Moura, Luigi Carro

Departamento de Informática Aplicada Instituto de Informática – UFRGS, BR Toward CIM architecture with a new tile-level simulator

Authors: Mahdi Zahedi, Stephan Wong, Said Hamdioui

Computer Engineering Laboratory, Delft University of Technology, NL

13 FRI

W03	SECOND DATE WORKSHOP ON AUTONOMOUS SYSTEMS DESIGN (ASD 2020) CHAMROUSSE 0830 - 1730 Organisers
	Sebastian Steinhorst, Technical University of Munich, DE Jyotirmoy Deshmukh, University of Southern California, US
	Webpage: http://asd.userweb.mwn.de/workshop.html
	ASD 2020 is the 2nd international workshop on Autonomous Systems Design. It is part of a two-day special initiative at DATE on Autonomous Systems Design. The goal of the workshop is to explore recent industrial and academic methods and methodolo- gies in autonomous systems design.
0830-0845	Opening Remarks Organisers: Sebastian Steinhorst, Technical University of Munich, DE Jyotirmoy Deshmukh, University of Southern California, US
0845-0930	Keynote "Autonomy: one step beyond on commercial aviation" Speaker: Pascal Traverse, Airbus, FR
0930-1000	Introduction to Demos

- UNICARagil project
- Mathworks
- Alexandre Donzé (Decyphir): Breach
- Philipp Weiß (Technical University of Munich): Fail-operational Automotive Software
- Christian Laugier (INRIA Grenoble): Autonomous Driving Demonstration: Focus on the Embedded Bayesian Perception component
- Andy Pimentel (University of Amsterdam), Martina Maggio (Lund University), Juan Valverde (United Technology Research Center): Autonomous Adaption and Morphing of Embedded Systems

1000-1030 Coffee Break

#### 1030-1200 AUTONOMY IN AUTOMOTIVE

1030-1100	Fusion: A Safe and Secure Software Platform for Autonomous
	Driving
	Authors: Philipp Mundhenk, Enrique Parodi, Roland Schabenberger
	Autonomous Intelligent Driving GmbH, DE
1100-1130	Towards a Reliable and Context-Based System Architecture for
	Autonomous Vehicles
	Authors: Tobias Kain <sup>1</sup> , Julian-Steffen Müller <sup>1</sup> , Philipp Mundhenk <sup>2</sup> ,
	Hans Tompits <sup>3</sup> , Maximilian Wesche <sup>1</sup> , Hendrik Decke <sup>1</sup>
	<sup>1</sup> Volkswagen AG, DE; <sup>2</sup> Autonomous Intelligent Driving GmbH, DE; <sup>3</sup> TU
	Wien, AT
1130-1200	Embedded Bayesian Perception and Decision-making system for
	Autonomous Vehicles
	Speaker: Christian Laugier, INRIA Grenoble, FR

1200-1300 Lunch Break in Salon des Médaillés

# FRIDAY WORKSHOPS

**Systems** 

1300-1400	Keynote "VoloCity: Considerations for a Safe Transitions from Manned to Unmanned"
	Speaker: Florian Michael Adolf, Volocopter, DE
1400–1430	Safety-Critical Heterogeneous Computing for Aerospace Speaker: Juan Valverde, United Technologies Research Centre Ireland (UTRC), IE
1430-1500	Coffee Break
1500–1630	ENGINEERING OF AUTONOMOUS SYSTEMS
1500-1530	BreachFlows: Systematic Simulation-Based Testing with Formal
	Requirements For CPS
	Speaker: Alexandre Donze, Decyphir, US
1530-1600	Agile Requirement Engineering for a Cloud System for
	Automated and Networked Vehicles
	Authors: Armin Mokhtarian, Alexandru Kampmann, Bassam
	Alrifaee, Bastian Lampe, Lutz Eckstein, Stefan Kowalewski
	RWTH Aachen University, DE
1600-1630	Systematic Physical-World Testing of Autonomous Driving

1630–1730 Open Floor Panel: Autonomy in Avionics and Automotive: Happy Marriage or Consensual Divorce?

Speaker: Cong Liu, University of Texas at Dallas, US

9 10 11 12 13 MON TUE WED THU FRI

### 2ND WORKSHOP OPEN-SOURE DESIGN AUTOMATION (OSDA 2020) BAYARD

0830 - 1730

Organisers Christian Krieg, TU Wien, AT Claire Wolf, SymbioticEDA, AT

Webpage: http://osda.ws

W05

Field-programmable gate array (FPGA) technology is becoming more and more relevant: recent examples include Intel's acquisition of Altera in 2015, Amazon's 2016 announcement of FPGAs within their AWS cloud infrastructure, and Microsoft's statement in 2018 that more than 100K FPGAs were deployed in their Azure cloud for machine learning acceleration. With traditional cloud infrastructure -- which are mainly processor based -- software engineers have a choice of open-source (e.g. GNU GCC, Clang) and proprietary compilers (Microsoft, Intel) to use. However, the wide availability of FPGA technology contrasts with the narrow ways in which one can access them -- through proprietary tools.

There is no doubt that proprietary EDA tools are successful, mature, and are fundamental for hardware development. However, the "walled garden" approach created by closed-source toolflows can hamper novel FPGA-based applications and EDA innovation alike by requiring that researchers either operate within the limits of what has already been imagined, or require that they attempt to simulate their effects on incomplete models, potentially leading to incorrect conclusions. For such an off-the-shelf field-programmable technology, unlike fixed-function ASICs, this seems like a lost opportunity.

Another recent development has been growing activity in the open-source community to produce open equivalents of EDA tools, as well as efforts to document FPGA architectures. For instance, Yosys has been widely used for behavioral synthesis since 2012 and Project Icestorm, the first fully open-source FPGA design flow has been available since 2015; together they enabled Trenz Electronic's icoBOARD, a Raspberry Pi accessory that could be programmed entirely using its ARM CPU, a platform not otherwise supported by the vendor. The availability of low-cost FPGA development boards such as the icoBOARD, TinyFPGA, IceZUM Alhambra, amongst others have also played a part in fostering this "Open FPGA" movement. The advantages of open design automation -- as Linux has provided for operating systems -- are many: unrestricted research and development, improved quality due to competition, teaching benefits, as well as lowering the barrier and risk to entry, and time to market, of start-ups for building novel FPGA applications, tools, and silicon. With such an open-source ecosystem in place, reprogrammable logic could achieve the same success and inspire the next generation of hardware engineers as the Raspberry Pi has done for software engineers.

This workshop intends to provide an avenue for industry, academics, and hobbvists to collaborate, network, and share their latest visions and open-source contributions, with a view to promoting reproducibility and reusability in the design automation space. DATE provides the ideal venue to reach this audience since it is the flagship European conference in this field -- particularly poignant due to the recent efforts across the European Union (and beyond) that mandate "open access" for publicly funded research to both published manuscripts as well as software code necessary for reproducing its conclusions. A secondary objective of this workshop is to provide a peer-reviewed forum for researchers to publish "enabling" technology such as infrastructure or tooling as open-source contributions -- standalone technology that would not normally be regarded as novel by traditional conferences -- such that others inside and outside of academia may build upon it.

#### 0830-0845 Workshop opening

FRIDAY WORKSHOPS

### VERIFICATION BLOCK 1 0845-0945 OSVVM

#### Speaker: Jim Lewis

Open Source VHDL Verification Methodology (OSVVM) is an advanced verification methodology and library that simplifies the creation of structured, transaction-based tests and test environments that are powerful enough for ASIC verification, yet simple enough for small FPGA verification. OSVVM is implemented as two separate open source libraries: OSVVM Utility Library and OSVVM Verification IP Library. Currently these are hosted on GitHub. With the IEEE 1076-2019 standardization effort, the 1076 packages are now IEEE Open Source. Following the path of IEEE 1076, OSVVM has been accepted as an IEEE Open Source project and will bemigrating the primary Git repository to the IEEE hosted site sometime in Q1 2020. OSVVM was named the number #1 VHDL Verification Library by The 2018 Wilson Research Group ASIC and FPGA Functional Verification Study. In Europe, VHDL is used in 78% of all FPGA designs and OSVVM is used by 30% of the FPGA Verification teams -- SystemVerilog and UVM is only used by 20% of the FPGA Verification teams. The OSVVM Utility Library uses a set of packages to create features that rival language based implementations (such as SystemVerilog and UVM) in both conciseness, simplicity, and capability. This presentation provides an overview of OSVVM's capabilities, including: transaction-based Modeling, constrained random test generation, functional coverage with an API for UCIS coverage database integration, intelligent coverage random test generation, utilities for testbench process synchronization, utilities for clock and reset generation, transcript files, self-checking -- alerts and affirmations, message filtering -- logs, scoreboards and Fl-FOs (data structures for verification), memory models.

The OSVVM Verification IP Library is a growing set of transaction based models. Currently Looking to improve your VHDL FPGA verification methodology? OSVVM provides a complete solution for VHDL ASIC or FPGA verification. There is no new language to learn. It is simple, powerful, and concise. Each piece can be used separately. Hence, you can learn and adopt pieces as you need them.

#### 0945-1000 Pitch talks for the poster session

1000-1030 Coffee break (and poster session)

#### **VERIFICATION BLOCK 2**

#### 1030–1115 GHDL recent developments and the future of EDA FOSS

#### Speaker: Tristan Gingold

GHDL is an open-source VHDL simulator that fully supports VHDL 93 and many features of VHDL 2008. Last year, I got many requests (including at least one at OSDA) to support synthesis. Although this is work in progress, it is now possible to use GHDL as a synthesis front-end for Yosys and to handle non-trivial designs like the microwatt Power cpu. On many fronts, the EDA FOSS is making progress but there are missing features like analog mixed simulation, vhdl/verilog mixed designs or constraints based simulation.

#### 1115-1200 Verilator, Accelerated

#### Speaker: Wilson Snyder

In this talk Wilson Snyder will present a quick summary of Verilator, the big 4th simulator, and recent accelerations in feature development, followed by examples of accelerating the simulation runtime of a real RISC-V design.

1200-1300 Lunch break (and poster session)

#### ASIC BLOCK

#### 1300-1345 Coriolis2

#### Speaker: Jean-Paul Chaput

Starting in 1990, Sorbonne Université-CNRS/LIP6 developed Alliance, a complete VLSI CAD toolchain released under GPL. In this spirit, we are assembling an upgraded design flow for ASICs based on FOSS tools like GHDL & Yosys for logical synthesis and Coriolis2 for physical design. We will present the flow with a focus on the Coriolis2 part. Its main features are mixed design (digital/analog), symbolic layout (for digital parts) and a comprehensive Python interface. The use of symbolic layout allows portability accross a wide range of nodes and foundries, and most importantly, frees up us from NDA preventing the sharing/reuse of the design layout. This should be an important milestone toward the creation of an open hardware community.

### 1345–1430 Open All the Way

#### Speaker: Tim Edwards

FRIDAY WORKSHOPS

"Open hardware" is traditionally thought of as pertaining to HDL source code for FPGAs. But open EDA tools exist for taking HDL all the way to the foundry to produce a working ASIC. I present several flows for this task, including qflow and OpenROAD; and Ravenna, efabless' new 2nd-generation RISC-V processor built end-to-end with open EDA tools.

1430-1500 Coffee break (and poster session)

#### FPGA BLOCK

#### 1500–1545 Adapting nextpnr to Xilinx FPGAs

#### Speaker: David Shah

nextpnr is an open source FPGA place and route framework which began development in mid 2018, initially containing support for two different Lattice FPGA families but aimed at supporting any real-world architecture. Recent work has focussed on supporting the popular Xilinx 7-series and UltraScale + FPGAs using two other open source projects, RapidWright and Project X-ray. These larger and more advanced FPGAs have provided some interesting challenges in packing, placement, routing and even bitstream generation. Although support is still experimental, nextpnr is now capable at building complex real-world designs for these architectures such as 64-bit SoCs with DDR3 memory.

#### 1545-1645 The Yosys ecosystem

#### Speaker: Claire Wolf

Yosys is an open source HDL synthesis tool and more, with applications in synthesis for FPGAs and ASICs, and formal verification. This presentation gives a broad overview over the Yosys ecosystem, with a closer look at FPGA synthesis for Lattice iCE40 (with Project Icestorm), Lattice ECP5 (with Project Trellis), and Xilinx devices (with Project X-Ray and Project Leuctra), as well as formal verification (SBY, MCY). The low cost of the open source formal verification tools, as well as the low cost of commercial tools based on that open source infrastructure, allows the use of formal verification techniques in new ways, beyond traditional use-cases for formal hardware verification tools.

#### 1645–1700 Workshop closing

1700–1730 (Optional) Holistic plenary discussion on the workshop and future directions of OSDA

152

# FRIDAY WORKSHOPS

#### POSTER SESSION

Platform independent CPU-FPGA co-design framework: application to cascaded finite impulse response filter synthesis Goavec-Merou, G.; Hugeat, A.; Bernard, J.; Bourgeois, P.-Y. & Friedt, J.-M. SystemVerilog support in Open Source Tools Zeller, H. Skeletor: An Open Source EDA Tool Flow from Hierarchy Specification to HDL Development Rodriguez-Ferrandez, I.: Cabo, G.: Barrera, J.: Giesen, J.: Jover-Alvarez, A. & Kosmidis, L. Towards a Hardware DSL Ecosystem: RubyRTL and Friends Le Lann, J.-C.; Badier, H. & Kermarrec, F. ComBlock: a simple core for FPGA-processors communication Melo, R. A.; Valinoti, B.; Cicuttin, A.; Crespo, M. L.; Garcia, L.; Mannatunga, K. S. & Samayoa, W. O. F. PvFPGA: a Pvthon Package to abstract the use of FPGA development tools Melo, R. A. & Valinoti, B.

### W06 STOCHASTIC COMPUTING FOR NEUROMORPHIC ARCHITECTURES (SCONA)

0900 - 1630

AUTRANS 1 Organisers

anisers

Ilia Polian, University of Stuttgart, DE John P. Hayes, University of Michigan, Ann Arbor, US Weikang Qian, Shanghai Jiao Tong University, CN

Webpage: https://www.scona2020.uni-stuttgart.de

The workshop's topics include, but not limited to, the following:

- Stochastic primitives for neural networks and other neuromorphic architectures
- Neuromorphic hardware architectures based on stochastic computing
- Methods for design, synthesis, analysis, and verification of stochastic circuits
- Stochastic circuits and architectures based on emerging technologies
- Applications of neuromorphic stochastic architectures and case studies

#### 0900-1000 WORKSHOP INTRODUCTION

900-0915	Workshop	introduction
----------	----------	--------------

- 0915–1000 Keynote: Stochastic Computing for Machine Learning towards an Intelligent Edge Speaker: Warren Gross, McGill University, CA
- 1000-1030 Coffee Break
- 1030–1200 STOCHASTIC APPROACHES FOR ARTIFICIAL INTELLIGENCE
- 1030–1100 PASCA: PArallel Stochastic Computing based Neural Network Accelerators

Speaker: Runsheng Wang, Peking University, CN

- 1100–1130 Tsetlin Machine: A New Paradigm for Pervasive Al Authors: Adrian Wheeldon<sup>1</sup>, Rishad Shafik<sup>1</sup>, Alex Yakovlev<sup>1</sup>, Jonathan Edwards<sup>1</sup>, Ibrahim Haddadi<sup>1</sup>, Ole-Christoffer Granmo<sup>2</sup> <sup>1</sup>Newcastle University. GB: <sup>2</sup>University of Adder. NO
- 1130–1200 Stochastic Neural Networks: Approaches and New Challenges Speaker: Florian Neugebauer, University of Stuttgart, DE
- 1200–1300 Lunch Break in Salon des Médaillés
- 1300–1430 EMERGING ARCHITECTURES FOR STOCHASTIC COMPUTING
- 1300–1430 Introduction to Dynamic Stochastic Computing Speaker: Siting Liu, Jie Han, University of Alberta, CA
   1330–1400 From Unary to Low-Discrepancy: Deterministic Bit-streams Revolutionize Stochastic Computing Speaker: Hassan Najafi, University of Lousiana in Lafayette, US
   1400–1430 On the Simulation of Software-Driven Stochastic Computing for Emerging Applications Authors: Sercan Aygun<sup>1,2</sup>, Ece Olcay Gunes<sup>2</sup>
   <sup>1</sup>Yildiz Technical University, TR, <sup>2</sup>Istanbul Technical University, TR

12 12 THII WF

13 FRI

10 11 12 TUE WED THU

FRI 3

DATE 2020

1430-1500 Coffee Break

# FRIDAY WORKSHOPS

### 1500–1630 NANOTECHNOLOGY FOR STOCHASTIC COMPUTING

- 1500–1530 Stochastic magnetic devices for cognitive computing
  - Speaker: Kaushik Roy, Purdue University, US
- 1530–1600 Stochastic learning in CMOS integrated HfO2 based memristive arrays

Authors: F. Zahari<sup>1</sup>, M. K. Mahadevaiah<sup>2</sup>, E. Perez<sup>2</sup>, E. Perez-Bosch Quesada<sup>2</sup>, H. Kohlstedt<sup>1</sup>, Ch. Wenger<sup>2,3</sup>, M. Ziegler<sup>4</sup> <sup>1</sup>Kiel University, DE; <sup>2</sup>IHP, DE; <sup>3</sup>Brandenburg Medical School Theodor Fontane, DE; <sup>4</sup>TU Ilmenau, DE

- 1600–1630 Unary Computing Meets ReRAM Crossbar: A Novel Solution for Reliable ReRAM-based Neuromorphic Computing Speaker: Weikang Qian, Shanghai Jiao Tong University, Shanghai, CN
- 1630 WORKSHOP WRAP-UP

### W07 TRUDEVICE 2020: WORKSHOP ON TRUSTWORTHY MANUFACTURING AND UTILIZATION OF SECURE DEVICES

### VILLARD DE LANS 2

0900 - 1630

Organisers David Hély, Université Grenoble Alpes, FR Francesco Regazzoni, ALaRI, CH

Programme Committee Chairs Elif Bilge Kavun, University of Sheffield, GB Louiza Papachristodoulou, Navinfo Europe, NL

Publicity Chair Nicolas Sklavos, University of Patras, GR

#### Programme Committee Members:

Leila Batina, Radboud University Niimegen, NL Georg Becker, ESMT, DE Ileana Buhan, Riscure, NL Ricardo Chaves, INESC-ID, PT Marie-Lise Flottes, LIRMM, FR Michael Hutter, Rambus, US Osnat Keren, Bar Ilan University, IL Paris Kitsos, University of Peloponnese, GR Nele Mentens, KU Leuven, BE Martin Novotný, Czech Technical University, CZ Francesco Palmarini, Ca' Foscari University Venice, IT Kostas Papagiannopoulos, NXP Hamburg, DE Michael Pehl, TU Munich, DE Stiepan Picek, TU Delft, NL Ilia Polian, University of Stuttgart, DE George Selimis, Intrinsic-ID, NL Tolga Yalçın, Northern Arizona University, US

Hardware security is becoming increasingly important for many embedded systems applications, ranging from small RFID tags to satellites orbiting the earth. The number of secure applications, such as public services, communication, control and healthcare, keeps on growing. Hardware devices that implement cryptography functions are the backbone of security systems, they produce and process many secure information and they should be protected against leakage of secret values.

The TRUDEVICE Workshop will provide an environment for researchers from academic and industrial domains who want to discuss recent findings, theories and on-going work on all aspects of hardware security including design, manufacturing, testing, reliability, validation and utilization.

FRI FRI

### FRIDAY WORKSHOPS

The topics of the TRUDEVICE workshop include, but are not limited to:

- Manufacturing Test of Secure Devices
- Trustworthy Manufacturing of Secure Devices
- PUFs and TRNGs
- Hardware Trojans in IPs and ICs
- Reconfigurable Devices for Security
- Fault Attack Injection, Detection and Protection
- Validation and Evaluation Methodologies for Physical Security
- Side Channel Attacks and Countermeasures

# 0900-0910 OPENING SESSION: WELCOME AND GREETINGS 0910-1000 KEYNOTE SPEECH

# Security In the Quantum Era: Quantum-secure Solutions for Critical Infrastructures

Speaker: Johanna Sepúlveda, Airbus Defence and Space, DE Abstract: The advent of quantum computers represents a threat for secure communications. In order to prepare for such an event, critical infrastructures must integrate quantum-secure capabilities. Quantum-Key-Distribution (QKD) and Post-Quantum Cryptography (PQC) promise to protect current and future systems against classical and quantum attacks. However, the efficient, safe and secure integration of such technologies is still a challenge. In this talk I discuss the requirements and constraints of the critical infrastructures, the opportunities and challenges of the adoption of such quantum-secure solution and the future of this area.

1000-1030 Coffee Break

#### 1000-1030 POSTER SESSION

Design time Assessment of Robustness against Physical Attacks

Authors: Felipe Valencia, Ilia Polian and Francesco Regazzoni Creating Trusted Security Sensors for Anomaly Detection Systems using Hardware components Authors: Apostolos Fournaris and Charalambos Dimopoulos

#### 1030-1100 SECURITY OF HARDWARE PLATFORMS

- 1030–1045 Side-channel Leakage Assessment On RISC-V Architecture Authors: Ezinam Bertrand Talaki, Mathieu Bouvier Des Noes, Olivier Savry and David Hely
- 1045–1100 Secure Update of FPGA-based Secure Elements using Partial Reconfiguration

Authors: Florian Unterstein, Tolga Sel, Thomas Zeschg, Nisha Jacob, Michael Tempelmeier, Michael Pehl and Fabrizio De Santis

### 1100–1200 CYBERSECURITY @NANOELEC - AN INDUSTRIAL PERSPECTIVE TO CYBERSECURITY ISSUES FROM THE IRT NANOELEC

Talk from IRT Nanoelec team on "Industry's Perspective to Cybersecurity Issues"

1200–1300 Lunch Break in Salon des Médaillés

1300–1350 KEYNOTE SPEECH: ON-CHIP POWER DISTRIBUTION NETWORK AS UNINTENTIONAL CHANNEL FOR PASSIVE AND ACTIVE ATTACKS

Speaker: Falk Schellenberg, Ruhr University Bochum, DE

- 1350–1430 PHYSICAL ATTACKS AND COUNTERMEASURES
- 1350–1410 A Systematic Approach for Hardware Security Assessment of Secured IoT Applications Authors: Zahra Kazemi, Cyril Bresch, Mahdi Fazeli, David Hely and Vincent Beroulle
- 1410–1430 On Resilience of Security-oriented Error Detecting Architectures Against Power Analysis Authors: Osnat Keren and Ilia Polian
- 1430–1500 Coffee Break

#### 1430-1500 POSTER SESSION

Design time Assessment of Robustness against Physical
Attacks
Authors: Felipe Valencia, Ilia Polian and Francesco Regazzoni
Creating Trusted Security Sensors for Anomaly Detection
Systems using Hardware components
Authors: Apostolos Fournaris and Charalambos Dimopoulos

#### 1500–1600 PHYSICALLY UNCLONABLE FUNCTIONS (PUFS)

1500-1520	Electromagnetic Enclosure PUF for Tamper Proofing
	Commodity Hardware and other Applications
	Authors: Johannes Tobisch, Christian Zenger and Christof Paar
1520-1540	Power of Prediction: Advantages of Deep Learning Modeling as
	Replacement for Traditional PUF CRP Enrollment

- Authors: Amir Alipour, David Hely, Vincent Beroulle and Giorgio Di Natale
- 1540–1600 An Efficient Implementation of A Delay-Based PUF Construction Authors: Nicolas Sklavos and Elif Bilge Kavun

#### 1600-1620 HARDWARE TROJANS

FlowGuard: Securing Design Flow to Prevent Hardware Trojan Authors: Junghee Lee and Wooil Kim

#### 1620-1630 CLOSING SESSION: FAREWELL

THU

FRI 3

### FRIDAY WORKSHOPS

1300-1400	APPLICATIONS FOR QUANTUM COMPUTING
	Quantum Computing Software Applications for Chemistry,
	Natural Language Processing and Beyond
	Speaker: Lee J. O'Riordan, ICHEC, IE
	Dynamical Mean Field Theory On Quantum Computers: Theory
	And Experiment
	Speaker: Nathan Fitzpatrick, Cambridge Quantum, GB

### 1400-1500 POSTER SESSION

#### 1430–1500 Coffee Break

#### 1500-1630 NOISE, FAULT TOLERANCE, ETC.

Predicting quantum features with classical shadows
Speaker: Richard Kueng, California Institute of Technology, US
Noise in quantum computers: Characterization, verification,
mitigation
Speaker: Yehuda Naveh, IBM Research, IL
Quantum computation and fault tolerance on NISQ devices
Speaker: Carmina García Almudever, TU Delft, NL

#### 1630 CLOSING

#### WORKSHOP ON QUANTUM COMPUTING SAINT-NIZIER

0820 - 1630

Organisers Robert Wille, Johannes Kepler University Linz, AT Ahmed Jerraya, CEA Tech, FR

Quantum computers promise substantial speedups over conventional computers for many practical relevant applications such as quantum chemistry, optimization, machine learning, cryptography, quantum simulation, systems of linear equations, and many more. While considered "dreams of the future" for a long time, recent years have shown impressive accomplishments -- as witnessed by the recent discussions on whether quantum advantage compared to classical devices has been achieved. At the same time, research in this area requires to bring together experts from different fields such as physics, math, theory, computer science, and, of course, design automation.

This workshop aims to provide a forum for that. It features invited talks by leading experts covering the broad range of the area including the physical realization of quantum computers, the software needed to run quantum algorithms on it, applications showing the benefits of the technology, as well as further challenges such as noise and fault tolerance to deal with. Besides that, participants are encouraged to present own contributions in a dedicated poster session (see call for contributions below). By this, the workshop shall provide an informal venue for both, researchers already working in the area but also researchers interested in the topic.

#### 0820-0830 WELCOME AND OPENING

### 0830–1000 SILICON TECHNOLOGIES FOR SCALING UP QUANTUM COMPUTING

Introduction to silicon spin qubits Speaker: Silvano De Franceschi, INAC, CEA, FR VLSI technology for spin qubits Speaker: Maud Vinet, CEA-Leti, FR Multi-qubit control and scaling challenge Speaker: Tristan Meunier, Institut Néel, CNRS, FR

1000-1030 Coffee Break

#### 1030-1200 QUANTUM SOFTWARE

Design Automation for Quantum Computing Speaker: Robert Wille, Johannes Kepler University Linz, AT Recent Progress in Compiling Quantum Software Speaker: Ross Duncan, Cambridge Quantum, GB Optimization of quantum circuits Speaker: Simon Martiel, Atos, FR

1200–1300 Lunch Break in Salon des Médaillés

 10
 11
 12
 13

 TUE
 WED
 THU
 FRI

# FRINGE MEETINGS

#### W09 IRT NANOELEC WORKSHOP: BRIDGING THE GAP BETWEEN SEMICONDUCTOR TECHNOLOGIES AND **ARCHITECTURE DESIGN** 0830 - 1210

ALPE D'HUEZ

Organisers Didier Louis, IRT Nanoelec, FR

François Legrand, IRT Nanoelec, FR

This workshop will introduce IRT Nanoelec as a key player in Grenoble ecosystem by sharing results and vision on imaging solutions, photonic components and cyber security innovations.

#### 0830-0900 INTRODUCTION AND KEYNOTE

**IRT Nanoelec at a glance** 

Speaker: Hugues Metras, IRT Nanoelec, FR IRT Nanoelec: how to combine multi-partner technology and application research in innovative technical fields, while getting concrete results in the end Speaker: Dominique Thomas, STMicroelectronics, FR

### 0900-1000 3D INTEGRATION

0900–0920 3D Technologies and Architectures for High Performance Computing Speaker: Pascal Vivet, CEA-Leti, FR

0920-0940 Benefits of 3D stacking process for Event Based sensors Speaker: Jean-Luc Jaffard, Prophesee, FR

0940-1000 CAD tool for Smart Imager Speaker: Christophe Vinard, Mentor Graphics, FR

1000-1015 Coffee Break

#### 1015-1100 PHOTONICS

1015-1030	Driving photonic implementation through automation	
	Speaker: Tom Daspit, Mentor Graphics, FR	
1030-1045	Leti versatile silicon photonics platform	
	Speaker: Quentin Wilmart, CEA-Leti, FR	
1045-1100	Enabling Technologies for Field Programmable Photonic Gated	
	Arrays	
	Speaker: José Capmany Francoy, iTEAM Research Institute,	
	Universitat Politècnica de València, ES	

#### 1110-1210 CYBERSECURITY

1110-1130	Why is the Industrial IoT such a complex playground for
	cybersecurity?
	Speaker: Jacques Fournier, CEA-Leti, FR
1130-1150	Challenges of a PKI for industrial systems
	Speaker: Jean-Michel Brun, Schneider Electric, FR
1150-1210	A scalable security offer for components for the Industrial IoT
	Speaker: Nicolas Anguet, STMicroelectronics, FR

1210–1330 Lunch Break in Salon des Médaillés

A number of specialist interest groups will be holding their meetings at DATE 2020. The following meetings are scheduled at the moment. A complete list of fringe meetings can also be found on the DATE homepage www.date-conference.com

-			
DAY	TIME	TITLE	ROOM
MON	1300 - 1800	FDSOI IP SoC Day	Saint- Nizier
MON	1400 – 1800	Half-day Forum on "Advancing Diversity in EDA", supported by IEEE CEDA and ACM SIGDA	Alpe d'Huez
MON	1800 – 2100	Welcome Reception & PhD Forum, hosted by EDAA, ACM SIGDA and IEEE CEDA	Lunch Area
TUE	1330 – 1430	eTTTC Meeting	Villard de Lans 2
TUE	1600 - 1800	EDAA General Assembly	Villard de Lans 2
TUE	1800 – 1930	ETS Steering Committee Meeting	Villard de Lans 2
WED	1230 - 1430	Meeting of the IFIP Working Group 10.5	Villard de Lans 2
THU	1230 – 1330	DATE Sister Events Meeting	Lunch Area

#### MON FDSOI IP SOC DAY SAINT-NIZIER

#### 1300 - 1800

Organiser: Gabrièle Saucier, Design And Reuse, FR Fully Depleted Silicon On Insulator (FD-SOI) technology, an European invention, offers the industry the lowest power consuming blocks especially for aeronautics and automotive. To fully take advantage of this technology, Asic designers need a consistent choice of IP/SoC in a proven ecosystem. FDSOI half-day session, March 9th will provide a short and

dense presentation of proven IP and Soc from the worldwide community of IP providers as well as the most innovative features of associated design environment.

HALE DAY CODUM ON "ADVANCING DIVERSITY IN EDA"

IVIOIN	HALF-DAT FOROWI ON ADVANCING DIVERSITT IN EDA ,
	SUPPORTED BY IEEE CEDA AND ACM SIGDA
	ALPE D'HUEZ 1400 – 1800
	Organisers:
	Chengmo Yang, University of Delaware, US
	Nele Mentens, KU Leuven, BE
	Ayse Coskun, Boston University, US
	This is the third edition of a half-day forum, including talks, pan-
	els, structured mentoring sessions, and more. The goal of this
	event is to help facilitate women and underrepresented minori-
	ties (URM) to advance their careers in academia and industry,
	and hence, to help increase diversity in the EDA community.

TUE WED FRI 3

162

# FRINGE MEETINGS

# FRINGE MEETINGS

	Through an interactive medium, the forum will provide practi- cal tips to women and URM on how to succeed and overcome possible hurdles in their career growth, while at the same time, connecting senior and junior researchers in networking and men-	1730
	toring sessions. The event is jointly sponsored by IEEE CEDA and ACM SIGDA. Previ- ous editions of the forum were held at DATE 2018 and DAC 2019.	1800
1400	Welcome and Introduction Organisers: Nele Mentens, KU Leuven, BE Chengmo Yang, University of Delaware, US Avea Cockup. Boston University, US	MON
1415	Keynote: Title TBC	
1445	Reynote Speaker: Heike Kiel, IBM Research, CH Panel 1: Negotiating: Practical Strategies for Women and URM in Tech Moderator: Andreia Cathelin, STMicroelectronics, ER	
	Moderator: Andreia Cathelin, STMicroelectronics, FR Panellists: David Atienza, EPFL, CH Johanna Sepúlveda, Airbus Defence and Space, DE Aida Todri-Sanial, French National Council of Scientific Research (CNRS), FR This panel discusses negotiation in the EDA industry and academia at various job levels, including for addressing the gender and minority pay gap, when seeking promotions, or	
	for increasing personal visibility at the workplace and in the community. The panellists will provide practical strategies as well as their broader insights and experiences.	FM01.
1530	Coffee Break	FM01.
1600	Panel 2: Career Paths After PhD Moderator: Mike Hutter, Cryptography Research, US Panellists:	FM01.
	Chenchen Liu, University of Maryland Baltimore County, US Marie-Minerve Louerat, CNRS and Sorbonne Université, FR This panel discusses different possible career paths after PhD.	FM01.
	The panellists will give insights on how they experienced career choices in academia and industry right after their PhD and during career nath changes later on	FM01.
1645	Panel 3: How to Juggle Different Tasks at Your (Academic) Job Moderator: Ingrid Verbauwhede, KU Leuven, BE Panellists:	FM01.
	Marina Zapater, EPFL, CH Sharon Hu, University of Notre Dame, US	FM01.
	Gabriela Nicolescu, École Polytechnique de Montréal, CA Valeria Bertacco, University of Michigan Ann Arbor, US This papel discusses the challenges that arise in an academic job	FM01.
	with respect to the balance between teaching, student advising, proposal writing, and professional service. The panellists will share their personal approach towards an efficient division of time among	FM01.

1730	Speed Mentoring Session This structured mentoring session will a few mentors throughout the session	match each mentee with n, with the goals of get-
	ting quick tips and feedback, as well	as identifying good men-
	tor-mentee matches for longer term me	entorsnip
1800	Closing Remarks, followed by DATE V	Velcome Reception &
	PhD Forum	
MON	WELCOME RECEPTION & PHD FORU	М,
	HOSTED BY EDAA, ACM SIGDA AND	IEEE CEDA
	LUNCH AREA	1800 – 2100
	PhD Forum Chair:	
	Robert Wille, Johannes Kepler Universi	ty Linz, AT
	All registered conference delegates a	nd exhibition visitors are
	kindly invited to join the DATE 2020 We	lcome Reception and sub-
	sequent PhD Forum, which will take pl	ace on Monday, 9 March

nd sub-March ay, 2020, from 1800 to 2100 at the DATE venue in the Lunch Area. The PhD Forum of the DATE Conference is a poster session and a buffet style dinner hosted by the European Design Automation Association (EDAA), the ACM Special Interest Group on Design Automation (SIGDA), and the IEEE Council on Electronic Design Automation (CEDA). The purpose of the PhD Forum is to offer a forum for PhD students to discuss their thesis and research work with people of the design automation and system design community. It represents a good opportunity for students to get exposure on the job market and to receive valuable feedback on their work.

- Networks-on-Chip for Heterogeneous 3D Systems-on-Chip 1.1 Author: Jan Moritz Joseph, Otto-von-Guericke Universität Magdeburg, DE
- 1.2 Intelligent Scheduling Algorithms for Energy Optimization in Smart Grid
- Author: Nilotpal Chakraborty, IIT Patna, IN Enhanced Detection and Prevention Techniques to Ensure a 1.3 Secured Hardware with Improved Performance Metrics Author: Sree Ranjani, IIT Madras, IN
- 1.4 QoS-aware Cross-layer Reliability-integrated Design of Heterogeneous Embedded Systems Author: Siva Satvendra Sahoo, Technische Universität
- Dresden, DE 1.5 Design and implementation aspects of post-quantum cryptography Author: Angshuman Karmakar, IMEC-COSIC, KU Leuven, BE 1.6 Security implications of power management systems in multicore devices
- Author: Philipp Miedl, ETH Zurich, CH 1.7 Towards Sustainable Logic Encryption in an Age of Mistrust Author: Amin Rezaei, Northwestern University, US 1.8 Architectures And Automation For Beyond-CMOS Technologies
- Author: Debjyoti Bhattacharjee, Nanyang Technological University, SG On-chip Thermal Monitoring and Optimization for New-1.9
  - generation Manycore Systems Author: Mengguan Li, Nanyang Technological University, SG

MON

TUE WED THU

# FRINGE MEETINGS

# FRINGE MEETINGS

FM01.1.10	Instruction-Level Abstraction (ILA): A Uniform Specification for
	Author: Bo-Yuan Huang, Student, TW
FM01.1.11	A Formal Approach towards Pattern Guided Scheduling in Embedded Control Systems
	Author: Sumana Ghosh, TU Munich, DE
FM01.1.12	Design and Evaluation of Ethernet-based E/E-Architectures for
	Author: Fedor Smirnov, Friedrich-Alexander-Universität
	Erlangen-Nürnberg (FAU), DE
FM01.1.13	System-Level Mapping, Analysis, and Management of Real-
	Time Applications in Many-Core Systems
	Author: Behnaz Pourmohseni, Friedrich-Alexander-Universität
FM01.1.14	Self Aware Nature Inspired Approaches Ensuring Embedded
	Security
	Author: Krishnendu Guha, University of Calcutta, IN
FM01.1.15	CAD Frameworks for Advancing Design IP Protection
FM01 1 16	Author: Satwik Pathaik, New York University, US Design Automation for Error-Tolerant Sample Preparation with
	Digital Microfluidic Biochips
	Author: Sudip Poddar, National Taiwan University of Science
	and Technology, TW
FM01.1.17	Automated Test Generation with SystemC Designs for Pre-
	Author: Bin Lin, Portland State University, US
FM01.1.18	Dynamic Energy Management of Mixed-Criticality Real-Time
	Networks-on-Chip
EM01 1 10	Author: Thawra Kadeed, TU Braunschweig, DE
FIVIO 1.1.19	Computer Algebra
	Author: Alireza Mahzoon, University of Bremen, DE
FM01.1.20	A Holistic Approach to Functional Safety for Networked Cyber-
	Physical Systems
FM01 1 21	Author: Enrico Fraccaroli, Universita di Verona, II Automated Analysis of Virtual Prototypes at the Electronic
	System Level-Design Understanding and Applications-
	Author: Mehran Goli, University of Bremen, DE
FM01.1.22	A Novel Test Flow for Approximate Digital Circuits
FM01 1 23	Author: Marcello Traiola, LIKMM, FR
1101.1.20	Author: Florian Kriebel, TU Wien, AT
FM01.1.24	Efficient Scale-Up and Scale-Out of Beam Longitudinal
	Dynamics Simulations
	Author: Konstantinos Iliakis, National Technical University of
FM01.1.25	On Improving Statistical Model Checking by Qualitative
	Verification
	Author: Tim Gonschorek, Otto von Guericke University
EM01 1 20	Magdeburg, DE
FINIO 1.1.20	Author: Daniela Kaufmann, Johannes Kepler University Linz AT
FM01.1.27	Energy-efficient Photonic Architectures for Large-scale
	Computing
	Author: Dharanidhar Dang, University of California, San Diego, US

FM01.1.28	Energy Efficient and Reliable Deep Learning Accelerator Design Author: Jeff Zhang, New York University, US
FM01.1.29	Connecting the Dots: From Theory to Application of Il Protection
	Author: Abhrajit Sengupta, New York University, US
FM01.1.30	Realistic Scheduling Models and Analyses for Advanced Real
	Time Embedded Systems
	Author: Georg von der Brüggen, TU Dortmund, DE
FM01.1.31	Energy-efficient and Performance-driven Implementation o
	Computational Pipelines of Whole Genome Sequencing on
	Embedded Platforms
	Author: Sidharth Maheshwari, Newcastle University, GB
FM01.1.32	Complexity Reduction for Embedded System-Level Design
	Author: Valentina Richthammer, Ulm University, DE
TUE	ETTTC MEETING

#### VILLARD DE LANS 2

### 1330 - 1430

Organiser: Alberto Bosio, Lyon Institute of Nanotechnology, FR The European Test Technology Technical Council (eTTTC) is the European section of the TTTC. eTTTC is a volunteer professional organization sponsored by the IEEE Computer Society. TTTC's goals are to contribute to our members' professional development and advancement, to help them solve engineering problems in electronic test, and to help advance the state-of-the art. This meeting provides all actors involved in test technology to share information on upcoming events and projects.

#### TUE EDAA GENERAL ASSEMBLY **VILLARD DE LANS 2**

#### 1600 - 1800

Organiser: Norbert Wehn, University of Kaiserslautern, DE General assembly meeting for the members of EDAA, open to everyone interested in Electronic Design Automation.

#### TUE **ETS STEERING COMMITTEE MEETING** VILLARD DE LANS 2

### 1600 - 1800

Organiser: Matteo Sonza Reorda, Politecnico di Torino, IT Meeting of the Steering Committee of the IEEE European Test Symposium

#### WED **MEETING OF THE IFIP WORKING GROUP 10.5 VILLARD DE LANS 2**

### 1230 - 1430

Organiser: Masahiro Fujita, University of Tokyo, JP International Federation for Information Processing (IFIP) is the leading multinational, non-political organization in Information & Communications Technologies and Sciences and is recognized by United Nations and other world bodies. It has over 100 Working Groups and 13 Technical Committees. This is a meeting organized by WG10.5 (VLSI related technologies).

#### THU DATE SISTER EVENTS MEETING LUNCH AREA

### 1230 - 1330

Organiser: Norbert Wehn, University of Kaiserslautern, DE Meeting of the representatives from ASP-DAC, ICCAD, DAC and DATE

**DATE 2020** 

10 TUE

11 WED

166

# **EXHIBITON GUIDE - FLOOR PLAN**



# EXHIBITON GUIDE - LIST OF EXHIBITORS

COMPANY	BOOTH
Altair	13
Andes Technology	10
CEA-Leti / CEA LIST	Sponsor I 7/8
Circuits Multi-Projects (CMP)	2
CLEARSY	EP 4
Defacto Technologies	17
Dolphin Design	19
Eurolab4HPC	EP 1
EUROPRACTICE	EP 3
Fractal Technologies Inc	20
Grenoble Alpes Cybersecurity Institute	Sponsor I 4
HiPEAC - European Network on High Performance and Embedded Architecture and Compilation	EP 1
IRT Nanoelec	Sponsor I 9
MathWorks	14
MegaM@Rt2	EP 2
Mentor, A Siemens Business	Sponsor I 1
MNEMOSENE	EP 5
MunEDA GmbH	18
Sigasi	15
SOFICS	16
Springer Nature	3
STMicroelectronics	Sponsor I 6
TETRAMAX	EP 1
Tourism and Boutique	12
University Booth	11
Zuken	5

### AID – AUTONOMOUS INTELLIGENT DRIVING GMBH

Sponsor Ungererstr. 69 80805 Munich Germany

### W www.aid-driving.eu

AID-Autonomous Intelligent Driving is bringing together the world's top software, robotics, AI and automotive talents to build a future where autonomous driving is embraced by humans. By understanding the human challenges as well as the engineering ones, the technology we are testing today on the streets of Munich will become the backbone of a universal self-driving system – capable of improving life in urban environments for millions of people. With the agility of a start-up and the support of Audi (VW Group), AID is free to craft an autonomous world that works for everyone – from manufacturers to passengers, from city planners to pedestrians. For us, the future isn't about merely making vehicles more autonomous, it's about making people more autonomous. To find out more, please visit aid-driving.eu

### ALTAIR

### Booth 13

5/10 rue de la Renaissance, Centre d'affaires – Bâtiment C 92184 Antony cedex France

W	www.altair.com
M	eburger@altair.com
Т	+27 21 831 1509
Contact:	Ernst Burger

#### **Altair Innovation Solutions**

Altair is a global technology company that provides software and cloud solutions in the areas of product development, high performance computing (HPC) and data analytics. Altair is dedicated to bring forward technologies, business models and products, delivering value to our clients by continually looking beyond the horizon to where new insights, ideas and possibilities are created.

Altair PBS Works speeds up semiconductor development processes with innovative solutions that maximize simulation throughput in HPC environments. These solutions enhance the business value of restricted availability, high cost semiconductor simulation software licences by managing license availability and scheduling workload for maximal utilisation of both HPC and software assets.

Altair HyperWorks is the most comprehensive, open-architecture engineering simulation platform on the market. Altair's semiconductor simulation technologies solve problems related to design automation, circuit design and analysis, electromagnetic compatibility and structural integrity of end-user products. Product development is driven forward at system level specification and detailed subsystem engineering stages of the product life cycle.

# COMPANY PROFILES

Altair technologies combine with access to a global team of experts in these fields of science and product development to create a unique value offering. Altair is a true innovation partner to large corporate and dynamic entrepreneurial clients alike. Read more at **altair.com** 

ASIC and SOC Design: Analogue and Mixed-Signal Design | Behavioural Modelling & Simulation | Physical Analysis (Timing, Themal, Signal) | Power & Optimisation | Synthesis | Verification System-Level Design: Behavioural Modelling & Analysis | Acceleration & Emulation | PCB & MCM Design | Physical Analysis Test: Mixed-Signal Test | System Test | Test Automation (ATPG, BIST) Services: Data Management and Collaboration | Prototyping Hardware: Workstations & IT Infrastructure

#### ANDES TECHNOLOGY

#### Booth 10

10F., No. 1, Sec. 3, Gongdao 5th Rd. East District, Hsinchu City Taiwan R.O.C. 30069

Contact:	Hsiaoling Lin
Т	+886 91 20 32 463
М	hllin@andestech.com
W	www.andestech.com

Andes Technology Corporation is a public listed company with well-established technology and teams to develop innovative high-performance/low-power 32/64-bit processor cores and associated development environment to serve worldwide rapidly growing embedded system applications.

The company delivers the best super low power CPU cores, including the new RISC-V series with integrated development environment and associated software and hardware solutions for efficient SoC design. Up to the end of 2018, the cumulative volume of Andes-Embedded<sup>™</sup> SoCs has reached 3.5 billion with 2018 alone contributing over 1 billion.

To meet the demanding requirements of today's electronic devices, Andes Technology delivers configurable software/hardware IP and scalable platforms to respond to customers' needs for quality products and faster time-to-market. Andes Technology's comprehensive CPU includes entry-level, mid-range, high-end, extensible and security families to address the full range of embed-ded electronics products, especially for connected, smart and green applications. From 2017, Andes expands its product line to RISC-V processors and provides a total solution in V5 family cores, including N22, N25F/NX25F, D25F, A25/AX25, A25MP/AX25MP, A27/AX27/NX27V, A45/D45/NX45.

For more information about Andes Technology, please visit **www.andestech.com** 

# COMPANY PROFILES

ASIC and SOC Design: Behavioural Modelling & Simulation | Design Entry | Power & Optimisation | Synthesis | Verification

System-Level Design: Behavioural Modelling & Analysis | Hardware/Software Co-Design

Test: Logic Analysis

Services: Design Consultancy | Prototyping | Training

Embedded Software Development: Compilers | Debuggers | Real Time Operating Systems | Software/Modelling

Hardware: Development Boards | FPGA & Reconfigurable Platforms

Semiconductor IP: Configurable Logic IP | CPUs & Controllers | Embedded Software IP | Encryption IP | On-Chip Bus Interconnect | On-Chip Debug | Physical Libraries | Processor Platforms

### CADENCE ACADEMIC NETWORK

Sponsor

Cadence Design Systems GmbH Mozartstr. 2 85622 Feldkirchen Germany

Contact. Anton Klotz M aklotz@cadence.com

W www.cadence.com/alliances/pages/academic\_network.aspx

The aim of Cadence Academic Network is to promote the proliferation of leading-edge technologies and methodologies at universities renowned for their engineering and design excellence. A knowledge network among selected universities, research institutes, industry advisors and Cadence established to facilitate the sharing of technology expertise in the areas of verification, design and implementation of microelectronic systems.

Cadence Academic Network is sponsoring the DATE Interactive Presentations (IPs) again.

### CEA List

Sponsor, Booth 8

2 Boulevard Thomas Gobert 91120 Palaiseau France

W	www-list.cea.fr
Μ	johanna.castan@cea.fr
Т	+33 1 69 08 43 68
Contact:	Johanna Castan

List, a CEA Tech institute, carries out research on smart digital systems. Its R&D programs, all with potentially major economic and social implications, focus on advanced manufacturing, cyberphysical systems, artificial intelligence and technologies for digital patient. By developing cutting-edge technological research, the List helps its industrial partners to enhance their competitiveness through innovation and technology transfer.

### ASIC and SOC Design: Design Entry

System-Level Design: Behavioural Modelling & Analysis | Physical Analysis | Acceleration & Emulation | Hardware/Software Co-Design | Package Design | PCB & MCM Design

Test: Design for Test | Logic Analysis | Mixed-Signal Test | System Test Embedded Software Development: Compilers | Debuggers | Real Time Operating Systems | Software/Modelling

Hardware: FPGA & Reconfigurable Platforms

Semiconductor IP: Analogue & Mixed Signal IP | Configurable Logic IP | CPUs & Controllers | Embedded FPGA | Embedded Software IP | Encryption IP | Memory IP | On-Chip Bus Interconnect | On-Chip Debug | Physical Libraries | Processor Platforms | Synthesizable Libraries | Test IP | Verification IO Application-Specific IP: Analogue & Mixed Signal IP | Digital Signal Processing | Multimedia Graphics | Networking | Security

### **CEA-Leti**

Sponsor, Booth 7 17 rue des Martyrs 38054 Grenoble Cedex 9 France

Contact:Michael TchagaspanianT+ 33 4 3878 0977Mmichael.tchagaspanian@cea.frWwww.leti-cea.com

Leti, a technology research institute at CEA Tech, is a global leader in miniaturization technologies enabling smart, energy-efficient and secure solutions for industry. Founded in 1967, Leti pioneers micro-& nanotechnologies, tailoring differentiating applicative solutions for global companies, SMEs and startups. CEA-Leti tackles critical challenges in healthcare, energy and digital migration. From sensors to data processing and computing solutions, CEA-Leti's multidisciplinary teams deliver solid expertise, leveraging world-class pre-industrialization facilities. With a staff of more than 1,900, a portfolio of 2,700 patents, 10,000 sq. m. of cleanroom space and a clear IP policy, the institute is based in Grenoble, France, and has offices in Silicon Valley and Tokyo.

CEA-Leti has launched 65 startups and is a member of the Carnot Institutes network.

Follow us on www.leti-cea.com and @CEA\_Leti.

ASIC and SOC Design: Analogue and Mixed-Signal Design | Behavioural Modelling & Simulation | Design Entry | MEMS Design | Physical Analysis (Timing, Themal, Signal) | RF Design | Verification

System-Level Design: Behavioural Modelling & Analysis | Physical Analysis | Acceleration & Emulation | Hardware/Software Co-Design | Package Design | PCB & MCM Design

Test: Design for Test | Logic Analysis | Mixed-Signal Test | Silicon Validation | System Test | Test Automation (ATPG, BIST)

Embedded Software Development: Software/Modelling

Hardware: Development Boards | Workstations & IT Infrastructure

# COMPANY PROFILES

Semiconductor IP: Configurable Logic IP | CPUs & Controllers | Embedded Software IP | Encryption IP | Memory IP | Physical Libraries | Test IP | Verification IO Application-Specific IP: Analogue & Mixed Signal IP | Data Communication | Digital Signal Processing | Security | Telecommunication | Wireless Communication

### CIRCUITS MULTI-PROJECTS (CMP)

#### Booth 2

46 avenue Felix Viallet 38031 Grenoble France

 Contact:
 Dr. Kholdoun Torki

 T
 + 33 476 57 46 17

 F
 + 33 476 47 38 14

 M
 cmp@mycmp.fr

 W
 https://mycmp.fr

Circuits Multi-Projects (CMP) is a manufacturing broker for ICs and MEMS, for prototyping and low volume production. Since 1981, more than 640 Institutions from 71 countries have been served, more than 8300 projects have been prototyped through 1142 manufacturing runs, and 74 different technologies have been interfaced. Integrated Circuits are available on CMOS, SiGe BiCMOS, HV-CMOS, CMOS-Opto from STMicroelectronics and ams down to 28 nm FDSOI. Design kits for most IC CAD tools and Engineering kits for MEMS are available. Assembling is provided in a wide range of plastic and ceramic packages.

Services Foundry & Manufacturing | Training | Prototyping

### CLEARSY

#### Booth EP 4

320 Avenue Archimède Les Pléiades III, BAT A 13100 Aix en Provence France

W	www.clearsy.com
Μ	julien.ouy@clearsy.com
Т	+33 442 371270
Contact:	Julien Ouy

ClearSy was founded on January 1st, 2001 by a group of engineers that had industrialized the formal modeling tool referred to as Atelier B, used in the rail transport industry to create safety software.

Clearsy was created on the basis of two principal objectives:

- To develop formal type methods and tools
- To develop software and systems that justify the use of formal methods

Today, ClearSy employs approximately a hundred engineers, consultants and experts in the regions of Aix en Provence, Paris, Lyon and Strasbourg. ClearSy engineers are skilled in various engineering fields (systems, mechanics, electronics, software, operational safety). They have IT tools and an electronic laboratory to create prototypes and conduct trials. Collaborations with laboratories and industrial partnerships ensure the production of the various system components (sensors and interfaces).

System-Level Design: Behavioural Modelling & Analysis | Hardware/Software Co-Design

Test: Design for Test | System Test | Test Automation (ATPG, BIST) Services: Design Consultancy Embedded Software Development: Debuggers | Real Time Operating Systems |

Software/Modelling

Hardware: FPGA & Reconfigurable Platforms

Application-Specific IP: Data Communication | Digital Signal Processing | Security | Wireless Communication

### **DEFACTO TECHNOLOGIES**

#### Booth 17

155/157 cours Berriat 38028 Grenoble France

W	www.defactotech.com
M	chouki@defactotech.com
Т	+33 4 8588 1101
Contact:	Chouki Aktouf

Defacto Technologies is an innovative chip design software company providing breakthrough RTL platforms to enhance integration, verification and Signoff of IP cores and System on Chips.

New segment markets such as automotive, mobile, virtual reality and artificial intelligence require leading edge SoCs with greater functionality, higher performance and much lower consumption. Meeting time-to-market requirements and lowering the overall cost including design steps is becoming a critical factor of success.

By adopting Defacto's STAR design platform, major semiconductor companies are continuously moving from traditional and painful SoC design tasks to the Defacto's joint "Build & Signoff" design methodology. The related ROI has been proven for hundreds of projects.

ASIC and SOC Design: Design Entry Test: Design for Test

# COMPANY PROFILES

#### DOLPHIN DESIGN Booth 19

1 bis A chemin du pré carré 38240 Meylan France

W	www.dolphin-design.fr
Μ	aurelie.descombes@dolphin.fr
Т	+ 33 480 420 720
Contact:	Aurélie Descombes

Headquartered in France, **Dolphin Design**, previously known as Dolphin Integration, is a semiconductor company employing 160 people, including 140 highly qualified engineers.

Their IP clusters, available for various technological processes and optimized for the best Energy Efficiency, feed their tailored, scalable and modular Power Management and Processing platforms to deliver fast and securely ASICs, either designed by or for their clients.

By the side of their clients, now exceeding 500 companies, they focus on human, inventive and long-term collaboration to enable them to bring products and devices, powered by **innovative** and **accessible** integrated circuits that **minimize environmental impact**, to the hands of billions of people everyday. In consumer markets including IoT, AI and 5G, or in high reliability markets, they unleash SoC designer creativity to deliver differentiation.

Tell them your biggest dream. Dare the impossible. We tech it on.

ASIC and SOC Design: Analogue and Mixed-Signal Design | Behavioural Modelling & Simulation | Design Entry | Physical Analysis (Timing, Themal, Signal) | Power & Optimisation | Synthesis | Verification | Analogue & Mixed Signal IP

Semiconductor IP: Configurable Logic IP | Memory IP | Physical Libraries | Processor Platforms | Analogue & Mixed Signal IP Application-Specific IP: Analogue & Mixed Signal IP EUROLAB4HPC

#### Booth EP 1

UGENT - ELIS Technologiepark-Zwijnaarde 126 9052 Gent

Belgium

W	www.eurolab4hpc.eu
M	katrien.vanimpe@ugent.be
Т	+32 9 2643373
Contact:	Katrien van Impe

Eurolab4HPC is a 2-year Horizon 2020 funded project committed to make Europe excel in academic research and innovation in HPC technology. To reach this goal it has defined 4 actions:

1. To structure the HPC community by adding members to develop a community of excellence that engages in focused high-quality cross-stack activity.

2. To promote entrepreneurship by building an innovation pipeline from general purpose entrepreneurial training, business prototyping, business plan development and helping with funding. Take a look at our events calendar.

3. To stimulate technology transfer by connecting with other technology transfer activities and providing competitive seed funding for HPC technology transfer. Find out more about at our funded HPC innovation projects or take a look at our latest video: www.eurolab4hpc.eu.

 To disseminate community news by investing substantial resources in dissemination activities, creating a stronger Eurolab4HPC brand.

For further information visit: **eurolab4hpc.eu** and don't forget to come by and say hello at the Eurolab4HPC stand here at DATE 2020!

### EUROPRACTICE

#### Booth EP 3

EUROPRACTICE IC office & IC Manufacturing Center, p.a. imec Kapeldreef 75 3001 Leuven Belgium

 Contact:
 Paul Malisse

 T
 + 32 16 281272

 M
 mpc@imec.be

 W
 www.europractice-ic.com

EUROPRACTICE was launched by the European Commission in 1989 to help companies improve their competitive position in world markets by adopting ASIC, Multi-Chip Module or Microsystems solutions in their products. The program helps to reduce the perceived risks and costs associated with these technologies by offering potential users a range of services, including initial advice and ongoing support, reduced entry costs and a clear route to chip manufacture and product supply. 3 12 11 10 3 RI THU WED TUE M

Since its creation, EUROPRACTICE has bridged the gap between academia and industry in the high-tech world by offering more than 600 European universities and research institutes affordable access to the latest IC (Integrated Circuits) design tools and technologies. This is reflected in the training provided by universities from which the best IC design engineers emerge, essential for the SMEs innovation in new IC products.

The ultimate goal of EUROPRACTICE is to enhance European industrial competitiveness in the global marketplace. The EUROPRACTICE services are open to industrial companies (especially SMEs), research institutes and academic users.

# SERVICES OFFERED TO EUROPEAN SMEs AND ACADEMIC INSTITUTIONS:

The mission statement of EUROPRACTICE is to provide the European industry and academia with a platform to develop smart integrated systems, from advanced prototype design to volume production. The latter is achieved by providing affordable and easier access to a wide range of state-of-the-art industry-grade fabrication technologies and design tools complemented with training and support to the customer in all critical steps which are needed.

- Affordable access to industry-standard and state-of-the-art design (CAD) tools
- Distribution and full support of high-quality cell libraries and design kits for the most popular CAD tools
- Low-cost prototyping in various technologies (both ASIC and More than Moore) via MPW runs
- Access to advanced packaging and smart system integration
- Training courses in advanced design flows and on various technologies

#### IC SERVICES OFFERED TO THE GLOBAL INDUSTRY:

EUROPRACTICE also offers industry worldwide access to microelectronic and microsystem design services, MPW prototyping, small volume production, packaging and test operations. Note, this does not include access to design tools.

Industry from all over the world have rapidly discovered the benefits of using the EUROPRACTICE IC service to help bring new product designs to market quickly and cost-effectively. The EUROPRACTICE ASIC route supports especially those companies who do not always need the full range of services or high production volumes. Those companies will gain from the flexible access to silicon prototype and production capacity at leading foundries, design services, high quality support and manufacturing expertise. This you can get all from EUROPRACTICE IC service, a service that is already established for 20 years in the market.

# THE EUROPRACTICE SERVICES ARE OFFERED BY THE FOLLOWING CENTERS:

- imec (Belgium)
- Fraunhofer-Institut f
  ür Integrierte Schaltungen (Fraunhofer IIS) (Germany)
- STFC Rutherford Appleton Laboratory (United Kingdom)
- CMP (France)
- Tyndall National Institute (Ireland)

# COMPANY PROFILES

### FRACTAL TECHNOLOGIES INC Booth 20

16131 Jacaranda Way Los Gatos, CA 95032 United States

W	www.fract-tech.com
Μ	rene@fract-tech.com
Т	+1 4089155250
Contact:	Rene Donkers

The scope of Fractal Technologies products is to check consistency and validate all different data formats used in designs and subsequently improve the Quality of Standard Cell Libraries, IO libraries and general purpose IP blocks (Digital, Mixed Signal, Analog and Memories). Fractal Technologies offers Crossfire software and IPdelta software. Our mission is simple: make the Quality of your Design Formats an asset for your business.

# GRENOBLE ALPES CYBERSECURITY INSTITUTE

Sponsor, Booth 4 100 rue des Mathématiques 38610 Gières France

Contact:	Romain Xu-Darme
Т	+33 6 37 81 22 94
M	romain.xu@univ-grenoble-alpes.fr
W	https://cybersecurity.univ-grenoble-alpes.fr

The rise of cyberattacks constitutes a major challenge for our societies, with an estimated cost of \$6 trillion per year by 2021 (Forbes). In addition to their disastrous economic and social impact, these attacks weaken the confidence of citizens in the digital transition of activities and cause serious international tensions. As a consequence, the development of new sustainable solutions that enable end-to-end security, privacy and infrastructure resilience is now a multi-dimension challenge: technical, business, scientific and social.

The Grenoble Alpes Cybersecurity Institute – in short, Cyber@Alps – aims at undertaking ground-breaking interdisciplinary research in order to address these cybersecurity and privacy protection challenges. Our main technical focus are on cost effective secure elements, security of critical infrastructures all along their life cycle, vulnerability analysis and global challenges in terms of risk analysis and validation of large systems, including practical resilience across the industry and the society. Our approach to cybersecurity is holistic, encompassing technical, legal, law-enforcement, economic, social, diplomatic, military and intelligence-related aspects with strong partnerships with the private sector and robust national and international cooperation with leading institutions in France and abroad.

### HIPEAC - EUROPEAN NETWORK ON HIGH PERFORMANCE AND EMBEDDED ARCHITECTURE AND COMPILATION

### Booth EP 1

UGENT - ELIS Technologiepark-Zwijnaarde 126 9052 Gent Belgium

W	www.hipeac.net
Μ	vicky.wandels@ugent.be
Т	+32 9 2643379
Contact:	Vicky Wandels

HiPEAC (High Performance and Embedded Architecture and Compilation) is the premier focal point for networking, dissemination, training, and collaboration activities in Europe for researchers, industry, and policy related to computing systems. Today, its network, the biggest of its kind in Europe, numbers over 2,000 specialists.

HiPEAC's mission is to advance computer architecture and computing systems research and development as a discipline in Europe. Its objectives are to:

- Secure and strengthen a leading position for Europe in computing sys-tems that support all aspects of modern society by advancing computing systems as a discipline.
- Prepare the next generation of world-class computing systems scientists • and engineers in Europe by supporting their academic and professional development.
- Build a dynamic ecosystem for the design and implementation of computing systems in Europe by bringing together European research, industry, small/medium enterprises (SMEs), and policy.
- Align research efforts in computing systems and strengthen research im-• pact in Europe by identifying long-term challenges in computing systems and articulating their impact on modern society.

To join for free email membership@hipeac.net.

For further information visit www.hipeac.net/network/#/ and don't forget to visit our stand here at DATE 2020!

#### HISILICON Sponsor

Huawei Base, Bantian Longgang Qu Shenzhen Shi Guangdong Sheng, 518129 China

W	www.hisilicon.com
Μ	xiayanqiu@hisilicon.com
Т	+86 13911535516
Contact:	Xia Yanqiu

HiSilicon is a global leading fabless semiconductor and IC design company that is dedicated to providing comprehensive connectivity and multimedia chipset solutions. As a prominent industry leader, HiSilicon paves the way for innovations in global connectivity and end-to-end ultra-HD video technologies.

From high-speed communications, smart devices, and IoT to video applications, HiSilicon chipsets and solutions have been proven and certified in more than 100 countries and regions in the world.

Headquartered in Shenzhen, China, HiSilicon has over 7.000 employees in offices and research centers in Beijing, Shanghai, Chengdu, Wuhan, Singapore, South Korea, Japan, Europe and other regions across the world. After 20 years of research and development, HiSilicon has built up a strong portfolio of IC design and verification technologies, developed an advanced EDA design platform, and is responsible for the setup of several development processes and regulations. Over the years, HiSilicon has successfully developed more than 200 models with proprietary IPR and filed over 8,000 patents. HiSilicon has also established strategic partnerships with global leaders in the ecosystem, specifically for engineering (wafer manufacturing), packaging, and testing within a reliable supply chain.

The mission of HiSilicon is to provide the best-quality solutions and services with a prompt response to our customers - HiSilicon is customer-centric and is always committed to creating values for our customers.

### IEEE COUNCIL ON ELECTRONIC DESIGN AUTOMATION (IEEE CEDA) Sponsor

Contact:	Kartik Patel
Μ	admin@ieee-ceda.com
W	www.ieee-ceda.org

The Council on Electronic Design Automation (CEDA) was established to foster design automation of electronic circuits and systems at all levels. The Council's field of interest spans the theory, implementation, and use of EDA/ CAD tools to design integrated electronic circuits and systems. This includes tools that automate all levels of the design, analysis, and verification of hardware and embedded software up to and including complete working systems. CEDA enables the exchange of technical information by sponsoring publications, conferences and workshops and through local chapters for volunteers activities.

If you are interested please contact admin@ieee-ceda.com or check our website for more information about our activities and how to become a member for free.

### INTEL LABS EUROPE

Sponsor Lilienthalstraße 15 85579 Neubiberg Germany

Contact: Yulia Sandamirskaya M yulia.sandamirskaya@intel.com W www.intel.com

Intel is the largest semiconductor chip maker with platforms designed to work together - seamless, connected and puts the user at the center. The range of computing products based on Intel® architecture goes beyond PCs and servers and extends to tablets, consumer electronics devices, and more. Over the last decade, Intel has evolved from a company that largely serves the PC industry, to a company that increasingly provides the vital intelligence inside all things computing. Hardware and software products by Intel power most of the world's data centers, connect hundreds of millions of cellular handsets and help secure and protect computers, mobile devices and corporate and government IT systems. Intel Labs Europe (ILE) is a central division within Intel that deals with research-oriented topics, which are supposed to be brought into future Intel products in a three to ten years timeframe. ILE has a worldwide presence and has some important Labs in Europe, among which the ones in Germany (Munich, Karlsruhe and Darmstadt). ILE deals with medium and long-term research related topics like quantum computing, Artificial Intelligence (AI), dependable systems, autonomous driving, and security and safety, among others.

#### IRT NANOELEC Sponsor, Booth 9

17 rue des Martyrs 38054 Grenoble cedex 9 France

 Contact:
 Didier Louis | François Legrand

 T
 +33 4 38784085

 M
 francois.legrand@cea.fr

 W
 www.irtnanoelec.fr

Nanoelec Research Technological Institute (IRT), headed by CEA-Leti, conducts research and development in the field of information and communication technologies (ICT) and, specifically, micro- and nanoelectronics. Based in Grenoble, France, IRT Nanoelec leverages the area's proven innovation ecosystem to create the technologies that will power the nanoelectronics of tomorrow, drive new product development and inspire new applications. The R&D conducted at IRT Nanoelec provides early insight into how emerging technologies will affect integrated circuits.

IRT Nanoelec pursues three objectives: The first is technology development for future generations of integrated circuits. Our researches are main focused on 3D integrated circuits, silicon photonics, power devices and characterization, currently IRT Nanoelec's four silicon-based technology research programs.

Our second objective is to transfer new technologies to businesses through the 2 IRT Nanoelec diffusion programs. The capacity to translate research into marketable products is a much more relevant way to assess our capacity for innovation.

Finally, our third objective is to create new educational and training programs and content that meet the future human resources needs expressed by IRT Nanoelec's industrial partners. We also strive to ensure that learners who complete IRT Nanoelec courses have acquired the skills necessary for successful career placement. Visit **www.irtnanoelec.fr** 

ASIC and SOC Design: Physical Analysis (Timing, Themal, Signal) | Power & Optimisation | Verification

Test: Design for Manufacture and Yield | Design for Test | Logic Analysis | System Test

Semiconductor IP: Analogue & Mixed Signal IP | Memory IP | Test IP | Verification IO

182

# COMPANY PROFILES

#### MATHWORKS Booth 14

3 Apple Hill Drive Natick, MA 01760 United States

### W www.mathworks.com

MathWorks is the leading developer of mathematical computing software. Engineers and scientists worldwide rely on its products to accelerate the pace of discovery, innovation, and development.

MATLAB<sup>®</sup>, the language of technical computing, is a programming environment for algorithm development, data analysis, visualization, and numeric computation. Simulink<sup>®</sup> is a graphical environment for simulation and Model-Based Design of multidomain dynamic and embedded systems. The company produces nearly 100 additional products for specialized tasks such as deep learning, computer vision, robotics, and C and HDL code generation.

MATLAB and Simulink are used throughout the automotive, aerospace, communications, electronics, and industrial automation industries as fundamental tools for research and development. They are also used for modeling and simulation in increasingly technical fields, such as financial services and computational biology. MATLAB and Simulink enable the design and development of a wide range of advanced products, including automotive systems, aerospace flight control and avionics, telecommunications and other electronics equipment, industrial machinery, and medical devices. More than 5000 colleges and universities around the world use MATLAB and Simulink for teaching and research in a broad range of technical disciplines.

### MEGAM@RT2

Booth EP 2

PO Box 883 72123 VASTERAS Sweden

т	+46 73 960 7197
M	gunnar.widforss@mdh.se
W	megamart2-ecsel.eu

MegaM@Rt will create a framework incorporating methods and tools for continuous development and validation leveraging the advantages in scalable model-based methods to provide benefits in significantly improved productivity, quality and predictability of large and complex industrial systems.

European industry faces stiff competition on the global arena. The electronic systems become more and more complex and call for modern engineering practices to tackle productivity and quality. The model-driven technologies promise significant productivity gains, which have been proven in several studies. However, these technologies need more development to scale for real-life industrial projects and provide advantages in runtime. MegaM@Rt brings the model-driven engineering to the next level in order to help European industry to reduce development and maintenance costs as well as to reinforce productivity and quality.

#### The specific scientific and technological objectives include development of:

- scalable methods and tools for modelling of functional and non-functional properties such as performance, consumption, security and safety with mechanisms for representation of results of runtime analysis.
- scalable methods and tools for application validation at runtime including scalable methods for models@runtime, verification and online testing.
- infrastructure for efficient handling and management of numerous, heterogeneous and large models potentially covering several functional and non-functional domains.
- holistic traceability 1) capable to link and manage models and their elements from different tools as well as 2) suitable for large distributed cross-functional working teams.
- specific demonstrators and validate MegaM@Rt technologies through 10 complementary industrial case studies.

System-Level Design: Behavioural Modelling & Analysis | Hardware/Software Co-Design

Test: Design for Test | System Test | Test Automation (ATPG, BIST) Embedded Software Development: Software/Modelling

### MENTOR, A SIEMENS BUSINESS

Sponsor, Booth 1

Contact:	Astrid Ernst, Marketing Europe
Т	+49 89 57096131
Μ	astrid_ernst@mentor.com
W	www.mentor.com

Mentor, a Siemens business, enables companies to develop better electronic products faster and more cost-effectively, where today's design meets tomorrow. Our innovative products and solutions empower engineers to conquer design challenges in the increasingly complex worlds of board and chip design. We are a global leader in electronic design automation, providing products, consulting services and award-winning support for the world's most successful electronics systems and semiconductor companies.

Mentor offers the broadest industry portfolio of best-in-class hardware and software design solutions focused on C-based design and hardware/software co-verification, IC design and physical verification, functional verification, FPGA/PLD, design-for-test, PCB design and embedded software.

10 11 1Z TUE WED THU

# COMPANY PROFILES

ASIC and SoC Design: Analogue and Mixed-Signal Design | Behavioural Modelling & Simulation | Design Entry | MEMS Design | Physical Analysis (Timing, Themal, Signal) | Power & Optimisation | Synthesis | Verification System-Level Design: Behavioural Modelling & Analysis | Physical Analysis | Acceleration & Emulation | Hardware/Software Co-Design | Package Design | PCB & MCM Design

Test: Boundary Scan | Design for Manufacture and Yield | Design for Test | Mixed-Signal Test | Silicon Validation | System Test | Test Automation (ATPG, BIST)

Services: Design Consultancy | Prototyping | Training

Embedded Software Development: Compilers | Real Time Operating Systems

#### **MNEMOSENE**

Booth EP 5

Technische Universiteit Delft/ Department of Computer Engineering Mekelweg 4 2628CD Delft Netherlands

 Contact
 Said Hamdioui

 T
 + 31 6 28802494

 M
 s.hamdioui@tudelft.nl

 W
 www.mnemosene.eu

MNEMOSENE is an ambitious Research and Innovation Action addressing the theme "Development of new approaches to scale functional performance of information processing and storage substantially beyond the state-of-the-art technologies with a focus on ultra-low power and high performance" of the European Union's Horizon 2020 ICT research and innovation programme.

MNEMOSENE will focus on the development, design and demonstration of a Computation-In-Memory (CIM) architecture based on extending arrays of non-volatile resistive switching devices (memristors) with logic functionality inside or around the cell array. CIM architectures allow integration of information processing and storage at the same physical location, having the potential to (a) eliminate the communication and memory bottleneck, (b) support massive parallelism to increase the overall performance, (c) drastically enhance energy efficiency, and (d) be cheaper to manufacture. Development of such a radically innovative computing architecture will be a real breakthrough, enabling the solution of many computational problems in minutes rather than days at affordable energy and cost, resulting in orders of magnitude increase in performance.

Coordinated by Delft Technical University (NL), the project consortium includes eight other partners from six different countries: Eindhoven University of Technology and IMEC (NL), ETH Zurich and IBM Research – Zurich (CH), Arm (GB), RWTH Aachen University (DE), INRIA (FR) and Intelligentsia Consultants (LU).

The MNEMOSENE Project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement number 780215.

### MUNEDA GMBH

Booth 18

Inselkammerstrasse 5 82008 Unterhaching Germany

W	www.muneda.com
Μ	info@muneda.com
Т	+49 89 622710 230
Contact:	Andreas Ripp

MunEDA provides within it's WiCkeD EDA suite tools for migration, sizing and verification of Custom IC circuits such as Highspeed I/O, Memory, RF Circuits, Analog, Standard Cells, and many others. Designers can improve and optimize the circuit regarding contraints & feasibility, performances & specifications, robustness, yield, area, stability, timing, power, realiability, aging, degradation, stress, self heating and many others. MunEDA solutions are well integrated into the industry standard EDA design and simulation frameworks of our partners. Headquartered in Munich Germany MunEDA has worldwide sales & support offices to serve our global customers like semiconductor IDMs (integrated device manufacturers), fabless design houses & foundries. www. muneda.com

ASIC and SOC Design: Analogue and Mixed-Signal Design | Power & Optimisation | RF Design | Verification

### SIGASI

### Booth 15

Kerkstraat 108 9050 Gentbrugge Belgium

Contact:Bob SeghersMbob.seghers@sigasi.comWwww.sigasi.com

Sigasi radically redefines digital design. Our design entry tool Sigasi Studio makes the work of digital chip designers more efficient and fun. Sigasi Studio has now become the essential next-generation Intelligent Development Environment (IDE) for hardware designers.

Sigasi Studio drastically improves designer productivity by helping to write, inspect and modify digital circuit designs in the most intuitive way. Our tool understands the design context. Advanced features such as intelligent autocompletes and code refactoring, make VHDL, Verilog and SystemVerilog design easier, more efficient.

# COMPANY PROFILES

Sigasi, founded in 2008 and headquartered in Belgium, is backed by angel investors and has formed partnerships with FPGA and EDA companies including Altera, Xilinx and Aldec. The Sigasi Studio software is used worldwide by industry leaders in the fields of healthcare, consumer electronics, industrial automation, telecom, aerospace and defense.

#### ASIC and SOC Design: Design Entry Test: Design for Test

### SOFICS

Booth 16 Sint-Godelievestraat 32 9880 Aalter Belgium

Benjamin van Camp
+32 9 2168 334
bvancamp@sofics.com
www.sofics.com

Sofics provides analog I/O's and custom circuits for the trade off between high robustness and high-performance IC design, optimized for your application.

Whether it is reducing leakage below nA range, lowering I/O capacitance to less than 10fF, enabling the use of core transistors in the I/O for highest speed or sustaining operating or signal voltage well above the power supply: every application poses different challenges. From our niche expertise of protecting ICs against a variety of reliability specifications, we can distill the most optimized strategies within the operating range of your IC, treating every each case differently, with silicon proven solutions in almost every mainstream and advanced technology, including FinFETs down to 5nm, SOI down to 22nm, HV/BCD up to 100V and other variants of CMOS processes, in a wide range of foundries: TSMC, GlobalFoundries, SMIC, UMC and many others.

Sofics' technology is proven in more than 3000 IC designs with more than 80 different customers.

Sofics (www.sofics.com) has more than 20 years, and more than 130 manyears experience in protecting ICs against a variety of reliability specifications. Based in Aalter, Belgium, we serve customers worldwide. Our technology is patented in more than 35 patent families. Sofics is foundry independent, but part of TSMC's DCA and IP alliance since 2009.

### SPRINGER NATURE

### Booth 3

Tiergartenstr. 17 69121 Heidelberg Germany

W	www.springernature.com
M	Sabine.Trollmann@springernature.com
Т	+49 611 7878204
Contact:	Sabine Trollmann

Springer is part of Springer Nature, which has over 13,000 employees in over 50 countries. Springer publishes a wide variety of scientific and technical book and journal content, including over 12,000 book titles per year and over 3,000 journals. Our content is distributed globally, via our online portal known as Springerlink, as well as in-print via springer.com and a variety of retail outlets, e.g., amazon.com. Our book publishing includes a variety of content types, including textbooks, professional books, research monographs, and major reference works. Since Springerlink is accessed by more than 15,000 academic and corporate institutions globally, our authors' work has unparalleled, global reach. We offer our authors individualized, expert relationships, throughout the lifecycle of their publishing effort. Please attend the Publisher Session and visit the Springer exhibit to discuss your next book with Charles Glaser, Editorial Director ( charles.glaser@springer.com ).

#### STMICROELECTRONICS

Sponsor, Booth 6 12 rue Jules Horowitz 39019 Grenoble Cedex France

W	www.st.com
Μ	marcello.coppola@st.com
Contact:	Marcello Coppola

ST is a global semiconductor leader delivering intelligent and energy-efficient products and solutions that power the electronics at the heart of everyday life. ST's products are found everywhere today, and together with our customers, we are enabling smarter driving and smarter factories, cities and homes, along with the next generation of mobile and Internet of Things devices.

By getting more from technology to get more from life, ST stands for life.augmented.

The Company serves more than 100,000 customers worldwide. Further information can be found at www.st.com

### SYNOPSYS, INC. Sponsor

#### W www.synopsys.com

Synopsys, Inc (Nasdaq: SNPS) is the Silicon to Software<sup>™</sup> partner for innovative companies developing the electronic products and software applications we rely on every day. Customers around the world trust our electronic design automation (EDA) technology and silicon IP solutions to create state-of-the-art chips for amazing things from smartphones to self-driving cars to machines that learn. And they use our industry-leading software testing tools and services to develop high-quality code that is secure in cyberspace. Our commitment to making technology smarter and safer is powering the new era of Smart Everything and transforming the way people live, work, and play. Learn more at www.synopsys.com

#### TETRAMAX

### Booth EP 1

RWTH Aachen University, Institute for Communication Technologies and Embedded Systems (ICE), ICT cubes Kopernikusstr. 16 52074 Aachen Germany

Contact: Rainer Leupers

- T +49 241 8028301
- M leupers@ice.rwth-aachen.de
- W www.tetramax.eu

TETRAMAX is unique innovation hub for digitizing European industries in the domain of customized and low-energy computing. Our mission is to boost innovation for SMEs in search of leading-edge digital technologies and solutions.

#### We provide:

- EU-wide local help desks with individual digitization consulting
- Low-risk technology innovation testbeds for SMEs
- Cross-border hardware/software ICT supply and demand brokerage
- Funding up to 100,000 EUR for tech transfer experiments via open calls

Visit tetramax.eu for more information We hope to meet you at our stand at DATE 2020!

The TETRAMAX project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement number 761349.

COMPANY PROFILES

# UNIVERSITY BOOTH

Booth 11

TIMA Laboratory 46 Avenue Felix Viallet 38031 Grenoble France

edacentrum Schneiderberg 32 30167 Hannover Germany

W	www.date-conference.com/exhibition/university-booth
Μ	university-booth@date-conference.com
F	+49 511 76219695 (Andreas Vörg)
Т	+49 511 76219686 (Andreas Vörg)
	Andreas Vörg, edacentrum, DE
Contact:	Frédéric Pétrot, TIMA Laboratory, FR and

The University Booth fosters the transfer of academic work to industry. The University Booth is part of the DATE 2020 exhibition and is free of charge for presenters and their visitors. The University Booth is sponsored by the DATE Sponsor's Committee. The University Booth will be organised for EDA software and hardware demonstrations. Universities and public research institutes are invited to present innovative hardware and software demonstrations. All demonstrations will be hosted in the DATE exhibition area, within a dedicated time slot.

Research institutes and universities interested in demonstrating their mature prototypes and pre-commercial results can find submission details at www. date-conference.com/exhibition/university-booth.

The University Booth is organised by the University Booth Co-Chairs Frédéric Pétrot, IMAG, FR Andreas Vörg, edacentrum, DE university-booth@date-conference.com.

#### ZUKEN Booth 5

3 avenue du Canada/Bâtiment Theta 2 ZI de Courtaboeuf 91940 Les Ulis France

W	www.zuken.com
M	iyad.rayane@fr.zuken.com
Т	+33 6 32 98 63 12
Contact	Iyad Rayane

Zuken is a global provider of leading-edge software and consulting services for electrical and electronic engineering and design for manufacture. Founded in 1976, Zuken has the longest track record of technological innovation and financial stability in the electronic and electrical design automation software industry. With its product lines CR-8000 for 3D multi-board PCB design and advanced packaging, and E3.series for cabinet and wire harness layout and assembly, Zuken provides a comprehensive lineup of tools and solutions for design, documentation and manufacturing of electrical and electronic assemblies. Both product lines are complemented by open library and design data configuration and change management platforms (DS-CR and DS-E3, respectively) that provide a solid foundation for a true interdisciplinary electro-mechanical PLM data model.

System-Level Design: Package Design | PCB & MCM Design

# DATE EXECUTIVE COMMITTEE



General Chair Giorgio Di Natale CNRS|TIMA, FR



Vice General Chair Franco Fummi University of Verona, IT



Past General Chair Jürgen Teich Friedrich-Alexander-Universität Erlangen-Nürnberg, DE

Track A - Application **Design Chair** Theocharis Theocharides University of Cyprus, CY

Track T - Test and

**Dependability Chair** 

University of Michigan, US

Jaume Abella

BSC. ES



Track E - Embedded and Cyber-Physical Systems Chair Valeria Bertacco



Special Day "Embedded Artificial Intelligence" Co-Chair Bernabé Linares IMSE-CNM, ES Special Day "Embedded

Artificial Intelligence" Co-Chair Li-C Wang University of California, US



Montréal, CA



Special Day "Silicon Photonics" Co-Chair Gabriela Nicolescu École Polytechnique de

Special Day "Silicon

Hewlett Packard Labs, US



Programme Chair | Track D - Design, Methods and **Tools Chair** Cristiana Bolchini Politecnico di Milano, IT

Vice Programme Chair Ian O'Connor

École Centrale de Lyon, FR





Kaiserslautern, DE **Review Chair** Alberto Bosio Lyon Institute of Nanotechnology, FR



**Exhibition Chair** Ahmed Jerraya CEA, FR







Awards Chair | CEDA Liaison Donatella Sciuto Politecnico di Milano, IT







KU Leuven - ESAT -

# DATE EXECUTIVE COMMITTEE



Interactive Presentations Chair Marisa Lopez-Valleio Universidad Politécnica de



Monday Tutorials Chair Mehdi Tahoori Karlsruhe Institute of Technology, DE

Madrid, ES



Friday Workshops Co-Chair Eli Bozorgzadeh University of California, Irvine, US



Friday Workshops Co-Chair Michael Glaß University of Ulm, DE



EDAA/ACM SIGDA/IEEE **CEDA PhD Forum Chair** Robert Wille Johannes Kepler University Linz, AT



**European Projects Chair** Francisco Cazorla BSC, ES



University Booth Co-Chair Frédéric Pétrot IMAG, FR



University Booth Co-Chair Andreas Vörg edacentrum, DE







IA Village Chair Lorena Anghel IMAG, FR

Local Arrangement Chair Pascal Vivet CEA, FR



Local Arrangement Vice Chair Wendelin Serwe INRIA, Grenoble, FR



**Exhibition Theatre Chair** Jürgen Haase edacentrum, DE

**Review Vice Chair** Graziano Pravadelli Università di Verona, IT



Audit Chair | EDAA Finance Chair Herman Beke LUCEDA Photonics, BE



ASP-DAC Representative at DATE Hiroyuki Tomiyama Ritsumeikan University, JP

**ESWEEK Representative** at DATE Soonhoi Ha Seoul National University, KR

# DATE EXECUTIVE COMMITTEE



ESD Alliance Liaison Bob Smith Electronic System Design (ESD) Alliance, US

ESD Alliance Liaison

(ESD) Alliance, US

Graham Bell

SSCS Liaison

Georges Gielen

KU Leuven, BE



Accounting Jörg Herrmann K.I.T. Group GmbH Dresden, DE Conference Organisation -**Conference Manager** 

Conference Organisation -





Kathleen Schäfer K.I.T. Group GmbH Dresden, DE



Conference Organisation -Conference Manager and Registration Anja Zeun K.I.T. Group GmbH Dresden, DE

ESD Alliance Liaison

(ESD) Alliance, US

Wolfgang Rosenstiel

University of Tübingen,

Electronic System Design

Graham Bell

ECSI Liaison

DE

DATE SPONSORS COMMITTEE





**IEEE Council on EDA** Donatella Sciuto Politecnico di Milano, IT



ACM SIGDA Liaison Jörg Henkel Karlsruhe Institute of Technology, DE

# EDAA Chair and Chair of







Russian Academy of Sciences (RAS) Alexander Stempkovsky Russian Academy of Sciences, RU



# **TECHNICAL PROGRAMME TOPIC CHAIRS**

# **TECHNICAL PROGRAMME TOPIC CHAIRS**

A4	Augmented Living and Personalized Healthcare
	Chair: Ioannis Papaefstathiou, Aristotle University of Thessaloniki, GR
	Co-Chair: Daniela De Venuto, Politecnico di Bari, IT
A5	Secure Systems, Circuits, and Architectures
	Chair: Lionel Torres, University of Montpellier, FR
	Co-Chair: Bertrand Cambou, Northern Arizona University, US
A6	Self-adaptive and Learning Systems
	Chair: Antonio Miele, Politecnico di Milano, II
	Co-Chair: Gilles Sassatelli, LIRIVIVI CNRS / University of
A7	Montpellier 2, FR
A7	Chair: Pohert Wille, Johannes Kopler University Linz, AT
	Chair: Nobelt Wile, Johannes Reper Oniversity Linz, AT
AQ	Industrial Experiences Brief Papers
Ao	Chair: Norbert Webs, University of Kaiserslauters, DE
	Co-Chair: Nicolas Ventroux, CEA, LIST, EB
T1	Modelling and Mitigation of Defects Faults Variability and
	Reliability
	Chair: Arnaud Virazel LIBMM EB
	Co-Chair: Bram Kruseman, NXP Semiconductors, NI
T2	Test Generation. Test Architectures. Design for Test, and Diagnosis
1	Chair: Patrick Girard, LIRMM / CNRS, FR
	<b>Co-Chair:</b> Bernd Becker, University of Freiburg, DE
T3	Microarchitecture-Level Dependability
	Chair: Ramon Canal, Universitat Politècnica de Catalunya, ES
	Co-Chair: Stefano Di Carlo, Politecnico di Torino, IT
T4	System-Level Dependability
	Chair: Maria K. Michael, Electrical and Computer Engineering &
	KIOS Center of Excellence, University of Cyprus, CY
	Co-Chair: Georgios Karakonstantis, Queen's University Belfast, GB
DT5	Design and Test for Analogue and Mixed-Signal Circuits and
	Systems, and MEMS
	Chair: Manuel Barragan, TIMA Laboratory, FR
	Co-Chair: Mark Po-Hung Lin, National Chiao Tung University, TW
DT6	Design and Test of Secure Systems
	Chair: Ilia Polian, University of Stuttgart, DE
	Co-Chair: Lejla Batina, Radboud University Nijmegen, NL
E1	Real-time and Dependable Systems
	Chair: Dionisio de Niz, Carnegie Mellon University, US
	Co-Chair: Liliana Cucu-Grosjean, INRIA, FR
E2	Embedded Systems for Deep Learning
	Chair: Tulika Mitra, National University of Singapore, SG
50.1	Co-Chair: Luca Carloni, Columbia University, US
E3	Model-Based Design, Verification and Security for Embedded
	Systems
	Chair: Ties Faicone, Universite Grenoble Alpes, Inna, FR
E4 I	Embedded Software Architecture, Compilere and Tool Chains
E4	Chain Sora Vince, Delitecture, Complete and Tool Chains
	Co.Chair: Borzoo Bonakdarnour, Jowa State University, US
FF	Cyber-Physical Systems Design
E9	Chair: Shiyan Hu, Michigan Technological University, US
	<b>Co-Chair:</b> Davide Quaglia Università di Verona IT
	ee enam. Suvido Quugita, onivolotta ur volotta, m

D1 | System Specification and Modelling Chair: Frederic Mallet, Université Côte d'Azur, FR Co-Chair: Gianluca Palermo, Politecnico di Milano, IT D2 | System-Level Design Methodologies and High-Level Synthesis Chair: Yuko Hara-Azumi, Tokyo Institute of Technology, JP Co-Chair: Philippe Coussy, Université de Bretagne-Sud / Lab-STICC, FR D3 | System Simulation and Validation Chair: Graziano Pravadelli, Università di Verona, IT Co-Chair: Avi Ziv, IBM Research - Haifa, IL D4 Formal Methods and Verification Chair: Alessandro Cimatti, Fondazione Bruno Kessler, IT Co-Chair: Anna Slobodova, Centaur Technology, US DT5 | Design and Test for Analogue and Mixed-Signal Circuits and Systems, and MEMS Chair: Manuel Barragan, TIMA Laboratory, FR Co-Chair: Mark Po-Hung Lin, National Chiao Tung University, TW DT6 | Design and Test of Secure Systems Chair: Ilia Polian, University of Stuttgart, DE Co-Chair: Leila Batina, Radboud University Nijmegen, NL D7 | Network on Chip and Communication-Centric Design Chair: Romain Lemaire, CEA-Leti, FR Co-Chair: Li-Shiuan Peh, National University of Singapore, SG D8 Architectural and Microarchitectural Design Chair: Francisco J Cazorla, Barcelona Supercomputing Center, ES Co-Chair: Olivier Sentieys, INRIA, FR D9 | Low-power, Energy-efficient and Thermal-aware Design Chair: Andrea Calimera, Politecnico di Torino, IT Co-Chair: Pascal Vivet, CEA-Leti, FR D10 | Approximate Computing Chair: Lukas Sekanina, Brno University of Technology, CZ Co-Chair: Tajana Rosing, University of California, San Diego, US D11 | Reconfigurable Systems

- Chair: Philip Brisk, University of California, Riverside, US Co-Chair: Suhaib A. Fahmy, University of Warwick, GB D12 | Logical and Physical Analysis and Design
- Chair: L. Miguel Silveira, INESC ID/IST University of Lisbon, PT Co-Chair: Mathias Soeken, EPFL, CH
- D13 | Emerging Design Technologies for Future Computing Chair: Elena Gnani, Università di Bologna, IT Co-Chair: Subhasish Mitra, Stanford University, US
- D14 | Emerging Design Technologies for Future Memories Chair: Shahar Kvatinsky, Technion, IL Co-Chair: Chengmo Yang, University of Delaware, US
- A1 | Power-efficient and Sustainable Computing Chair: Baris Aksanli, San Diego State University, US Co-Chair: Jungwook Choi, Hanyang University, KR
- A2 | Robotics and Industry 4.0 Chair: Ulrike Thomas, Technical University of Chemnitz, DE Co-Chair:

Federica Ferraguti, Università di Modena e Reggio Emilia, IT

A3 | Automotive Systems and Smart Energy Systems Chair: Sebastian Steinhorst, TU Munich, DE Co-Chair: David Boyle, Imperial College London, GB

196

**DATE 2020** 

197



Association & Conference Management Group



# K.I.T. Group

With more than 25 years of expertise in the organisation of conferences and strategic alliances, we are now based in Germany with Europe at our feet and operational offices worldwide. Over 2,500 congresses, organised across 5 continents, from 50 to 28,000 participants!

We can be everywhere for you!

K.I.T. Group GmbH Dresden Bautzner Straße 117–119 01099 Dresden

Phone +49 351 655730

Fax +49 351 65573299

info@kitdresden.de

# www.kit-group.org

# DETAILED INDEX

Autonomous Systems Design (ASD) Initiative	021
 Awards Ceremony	041
 Contact Conference Organisation	022
DATE Executive Committee	193
DATE Party   Networking Event	009
Event Overview	022
Executive Sessions	014
Exhibition Guide	168
 Exhibition Reception	008
 Exhibition Theatre Programme	115
 Forum on "Advancing Diversity in EDA" (DivEDA)	163
 Friday Workshops	143
Fringe Meetings	163
General Information	007
Interactive Presentations	009
Keynote Addresses	010
 Media Partners	002
 Monday Tutorials	031
 Opening Session	041
 PhD Forum	165
Programme Guide	001
Programme at a Glance	023
Special Day - Wednesday: Embedded Artificial Intelligence	015
Special Day - Thursday: Silicon Photonics	016
Special & EU Sessions	017
Sponsors	C1
Technical Programme	041
 Technical Programme Topic Chairs	196
 Tutorials	031
 University Booth Demonstrations	118
Vendor Exhibition	168
Venue	007
Venue Plan	C4
Welcome Reception	165
Welcome Address	004

### **Conference Host**

EDAA vzw c/o IMEC Kapeldreef 75 3001 Leuven, BE Register N°: 886.958.892

### **Conference Organisation**

K.I.T. Group GmbH Dresden Bautzner Strasse 117-119 01099 Dresden, DE Phone: +49 351 65573-0 Fax: +49 351 65573-299 E-mail: date@kitdresden.de

### **Editorial Deadline**

31 January 2020 This programme shows the current status at time of printing. Changes and updates will be published at the conference webpage www.date-comference.com

### Layout and Typesetting

4D Grafik und Mediendesign Königsbrücker Str. 19 01099 Dresden, DE www.info@4dhome.de

### Print

Addprint AG Am Spitzberg 8a 01728 Bannewitz, DE

### List of Advertisers

Mentor Graphics (Deutschland) GmbH	020
57 Design and Automation Conference (DAC) c/o MP Associates	142
K.I.T. Group GmbH Dresden	198

# DATE 2021 - CALL FOR PAPERS



CONFERENCE AND EXHIBITION 22 - 26 MARCH 2021

MADRID EXPOSICIONES Y EVENTOS URBANOS (MEEU), MADRID, SPAIN

### SCOPE OF THE EVENT

The 24<sup>th</sup> DATE conference and exhibition is the main European event bringing together designers and design automation users, researchers and vendors as well as specialists in hardware and software design, test and manufacturing of electronic circuits and systems. DATE puts strong emphasis on both technology and systems, covering ICs/SoCs, emerging technologies, embedded systems and embedded software.

#### STRUCTURE OF THE EVENT

The five-day event consists of a conference with plenary invited papers, regular papers, panels, hot-topic sessions, tutorials, workshops, special focus days and a track for executives. The scientific conference is complemented by a commercial exhibition showing the state-of-the-art in design and test tools, methodologies, IP and design services, reconfigurable and other hardware platforms, embedded software and (industrial) design experiences from different application domains, such as automotive, wireless, telecom and multimedia applications. The organisation of user group meetings, fringe meetings, a university booth, a PhD forum, vendor presentations and social events offers a wide variety of extra opportunities to meet and exchange information on relevant issues for the design automation, design and test communities. Special space will also be allocated for EU-funded projects to show their results.

More details are available on the DATE website: www.date-conference.com.

### **AREAS OF INTEREST**

Within the scope of the conference, the main areas of interest are: design automation, design tools and hardware architectures for electronic and embedded systems; test and dependability at system, chip, circuit and device level for analogue and digital electronics; modelling, analysis, design and deployment of embedded software and cyber-physical systems; application design and industrial design experiences.

Design

Desian

Architectural and Microarchitectural

Low-power, Energy-efficient and

Logical and Physical Analysis and

Emerging Design Technologies for

Emerging Design Technologies for

Thermal-aware Design

Approximate Computing

Reconfigurable Systems

Future Computing

**Future Memories** 

#### Topics of interest include, but are not restricted to:

- System Specification and Modelling
- System-level Design Methodologies and High-Level Synthesis
- System Simulation and Validation
- Formal Methods and Verification
- Design and Test for Analogue and Mixed-Signal Circuits and Systems. and MEMS
- Design and Test of Secure Systems
- Network on Chip and Communication-Centric Design

- Power-efficient and Sustainable Computing
- ▶ Robotics and Industry 4.0
- Automotive Systems and Smart Energy Systems
- Augmented Living and Personalized Healthcare
- Secure Systems, Circuits and Architectures
- Self-adaptive and Learning Systems
- Applications of Emerging Technologies
- Modelling and Mitigation of Defects, Faults, Variability and Reliability

- Test Generation, Test Architectures, Design for Test, and Diagnosis
- Microarchitecture-Level Dependability
- System-Level Dependability
- ▶ Real-time and Dependable Systems
- Embedded Systems for Deep Learning
- Model-based Design, Verification and Security for Embedded Systems
- Embedded Software Architec-
- tures, Compilers and Tool Chains
- Cyber-Physical Systems Design

#### SUBMISSION OF PAPERS

All papers have to be submitted electronically by Monday, 14 September 2020, as abstracts and by Monday, 21 September 2020 as full papers via:

#### https://www.date-conference.com/

Papers can be submitted either for standard oral presentation or for interactive presentation. The Program Committee also encourages proposals for Special Sessions, Tutorials, Friday Workshops, University Booth Demonstrations, PhD Forum and Exhibition Theatre.

#### **CHAIRS**

General Chair:	Franco Fummi, Università di Verona, IT	
	E-mail: franco.fummi@univr.it	
Programme Chair:	lan O'Connor, University of Lyon, FR	
	E-mail: ian.oconnor@ec-lyon.fr	

### **CONFERENCE ORGANISATION**

c/o K.I.T. Group GmbH Dresden Bautzner Str. 117-119, 01099 Dresden, DE Phone: +49 351 65573-137 E-mail: date@kitdresden.de

# VENUE PLAN | ALPEXPO

